Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Analog/Custom Design

SKILL for the Skilled: Part 1, Many Ways to Sum a List

A while back I presented a one day SKILL++ seminar to a group of beginner and advanced…

• 3 min read
Jim Newton , sum a list , summing , Virtuoso , apply , software development , SKILL++ , sumlist , SKILL

Verification

UVM Testflow Phases, Reset and Sequences

In this post, we will discuss the interesting challenge of reset during simulation…

• 2 min read
AF , uvm , Specman , BFM , Testflow , Functional Verification , testflow phases , e language , team specman , sequences , Reset mechanism , Shneydor , verification , sequence driver

Verification

What Does it Take to Migrate from e to UVMe?

So you are developing your verification environment in e , and like everyone else…

• 3 min read
IEEE 1647 , SystemVerilog , scoreboard , uvm , Specman , Specman/e , UVM e , vr_ad , UVM-e , advanced verification , e language , UVC , SCE-MI , team specman , Constraints , Aspect Oriented Programming , sequences , Incisive Enterprise Simulator (IES) , Shneydor , AOP

System, PCB, & Package Design 

What's Good About DEHDL’s Find Functionality? The Secret's in the 16.5 Release!

The current Allegro Design Entry HDL (DEHDL) Page Search toolbar works only on the…

• 3 min read
DEHDL find , page search , hierarchy , flat schematics , super filter , selection filters , property changes , Allegro 16.5 , Design Entry HDL , Find result , design , Design Entry , Grzenia , highlighting , SPB16.5 , ConceptHDL , PCB Capture , Schematic , Allegro

Verification

Introduction to the Linux Kernel Message System

One of the most common problem reports related to Virtual Platforms running Linux…

• 6 min read
Virtual System Platform , virtual platforms , GDB , VAP , cadence , ring buffer , uncompressing Linux , virtual prototypes , booting Linux , embedded software , VSP , Imperas , software development , Zynq virtual platform , linux , Zynq-7000 , Embedded Linux , ESL , System Design and Verification , kernel messaging system , Andrews

System, PCB, & Package Design 

What's Good About PCB SI Adaptive Mesh Generation? 16.5 Has Many New Enhancements

The 16.5 PCB SI product’s rectangular mesh scheme is used for shapes, cutouts, slots…

• 2 min read
PCB SI , PCB , SI , PI , PCB PI , PDN , Signal Intregrity , SI bus analysis , SigXP UI , PCB Signal and power integrity , "PCB SI" , High Speed , Allegro 16.5 , SPB , High-Density Interconnect , full wave , Signal Integrity , full-wave , PDN Analysis , OrCAD PCB SI , field solver , Allegro PCB SI , PCB design , "PCB PI" , adaptive mesh generation , Grzenia , SPB16.5 , SI analysis and modeling , Meshing , HDI , Allegro

Analog/Custom Design

Mixed Signal Design IP Embraces Metric-Driven Verification Using RNM

Even though it's been over 2 months since this year's Design Automation Conference…

• 3 min read
real number modeling , DAC , uvm , IP , A/MS , Verilog-AMS , analog , co-simulation , Mixed-Signal , analog behavioral models , analog/mixed-signal , model validation , RNM , metric-driven verification , VHDL-AMS , assertions , mixed signal , mixed-signal design , wreal , real number models , Design Automation Conference , SPICE , mixed-signal verification , verification , stmicroelectronics , real number

System, PCB, & Package Design 

Customer Support Recommended – Appnote on Implementing the Force-Sense Kelvin Co…

The use of separate force (F) and sense (S) connections (often referred to as a Kelvin…

• 2 min read
PCB , Kelvin connection , Allegro Design Entry , customer support , part developer , DEHDL , PDV Symbol , Allegro 16.5 , Appnotes , PCB Editor , Design Entry HDL , Appnote , symbol , Force-Sense , PCB design , 16.5 , force sense , SPB16.5 , ConceptHDL , application note , Schematic , Allegro , Kelvin

System, PCB, & Package Design 

What's Good About APD’s Wire Bond Settings Groups? You’ll Need the 16.5 Release to…

The 16.5 Allegro Package Design (APD) product has been modified to provide a different…

• 4 min read
PCB , PCB Layout and routing , packaging , APD , Allegro 16.5 , Wirebond , Allegro Package Designer , wire bond settings groups , PCB design , Grzenia , wire bond , Allegro

Verification

Report From Silicon Valley With Application Engineer Bin Ju

Luckily I was able to track down my very busy colleague Bin Ju between assignments…

• less than a min read
Joe Hupcey III , ABV , Formal Analysis , Bin Ju , formal , video , formal apps

Verification

Improving SimVision Fonts for Ubuntu

This article is a follow-up on an early 2012 article about using Incisive and Virtual…

• 4 min read
Virtual System Platform , virtual platforms , System Design and Verification , VSP , Incisive , Ubuntu , Ubuntu 12.04 , SystemC

Verification

A “Reflection” on Chip-Level Debugging with Specman/e and SimVision

Last week, a favorite customer of mine called me in a panic, just days from tape…

• 6 min read
Specman , Specman/e , debug , simvision , Incisive , SimCompare , e language , chip-level debugging , Funcional Verification , reflection , irun , testbench , simulation

System, PCB, & Package Design 

What's Good About Allegro PCB Router Routing Changes? 16.5 Has a Few New Enhancements

The 16.5 Allegro PCB Router has a couple new improvements I’ll cover today – Embedded…

• 2 min read
PCB , PCB Layout and routing , embedded components , Routing , route quality , Allegro 16.5 , diff pair , PCB Editor , differential pair , Allegro router , PCB design , Grzenia , Allegro

System, PCB, & Package Design 

What's Good About Allegro PCB Editor GUI updates? See for Yourself in 16.5!

The 16.5 Allegro PCB Editor release contains several updates to the Graphical User…

• 2 min read
PCB , PCB Layout and routing , Allegro GUI , status bar , super filter , Allegro 16.5 , PCB Editor , PCB design , 16.5 , Allegro PCB Editor , etch class , Allegro

SoC and IP

Cadence Video Demonstrates PCIe Gen3 IP Silicon Performance

It is not often that an IP provider gets to showcase their IP performance in a real…

• 1 min read
controller IP , Design IP , IP , PCI Express 3.0 , Gen3 , video , Matta , storage , SAS RAID , PCIe , PCIe Gen3 , PCI Express Gen3 , PCI Express

Verification

SimVision Watch Window Now Accommodates Specman Watch Items

Starting from version 12.1, the SimVision Watch Window accommodates Specman watch…

• less than a min read
AF , Specman , gui , watch window , debug , Functional Verification , specview , Specman watch , simvision , SimVision watch window , watches , Chudnovsky

Digital Design

In Case You Missed It – The Most Popular EDI System Knowledge Content Published in…

I mentioned in my first blog one of my roles in customer support is to identify and…

• 2 min read
EDI , AOCV , advanced on-chip variation , Cadence Online Support , encounter , OCV , Digital Implementation , Encounter Digital Implemention , app notes

Digital Design

How To: Bring Up Encounter "man" Pages from a UNIX Prompt

Okay, this one is too cool not to share. The other day a customer and I were trying…

• 1 min read
documentation , Unix prompt , EDI , man pages , encounter digital implementation system , Tips , help , Digital Implementation , man , tricks

Verification

Video: Interview with Professional Teenage Technology Coach Kristine Bonhoff

Over the past several years at various EDA trade events, one of the more popular…

• 1 min read
Joe Hupcey III , Kristine Bonhoff , interview , video , EDA360 , apps , teen tech
CDNS - Fix Layout Hompage