• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Life at Cadence

Cadence Giving Foundation Leads a Day of Collective Community Impact

On June 25, the Cadence Giving Foundation brought together an extraordinary coalition…

Corporate
Corporate 30 Jun 2026 • 2 min read
Cadence Giving Foundation , featured , san jose , Collective Impact Day , City Year Bay Area

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
Corporate 25 Jun 2026 • 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
Corporate 24 Jun 2026 • 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
Corporate 23 Jun 2026 • 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

  • All 6434
  • Corporate News 266
  • Life at Cadence 206
  • Academic Network 169
  • Analog/Custom Design 804
  • Artificial Intelligence 28
  • Cloud 24
  • Computational Fluid Dynamics 374
  • Data Center 60
  • Digital Design 465
  • Learning and Support 63
  • RF Engineering 116
  • SoC and IP 435
  • System, PCB, & Package Design  1017
  • Verification 1330
  • Cadence Japan 18
  • Physical Systems Simulation 24

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

Why 1 Is Not a Prime Number

It's Presidents' Day and Cadence is on holiday. So time for me to write about something…

Paul McLellan 19 Feb 2018 • 6 min read
PI , fundamental theorem of algebra , fundamental theorem of arithmetic , tau , central dogma of biology

Breakfast Bytes

Suddenly You Are CEO. What Do You Do Next?

We've covered sales , marketing , and application engineering . Let's go up to the…

Paul McLellan 16 Feb 2018 • 7 min read
board , chief executive officer , CEO

Breakfast Bytes

What's For Breakfast? Video Preview February 19th to 23rd 2018

https://youtu.be/M3p1Luf4mtk Coming from Guangzhou, China (camera Carey Guo) Monday…

Paul McLellan 15 Feb 2018 • less than a min read
cookie , Spectre , Paul Kocher , CEO , Embedded World , 3rd party cookie

Breakfast Bytes

Zombies

What is a zombie? It depends on who you ask. Venture capitalists talk about zombies…

Paul McLellan 15 Feb 2018 • 8 min read
android , unix , iOS , zombie , linux , venture capital

Digital Design

Wondering How Moving To Advanced Nodes Might Affect Manufacturability And Yield?

At the upcoming SPIE Advanced Lithography conference (Feb. 25 – March 1, San Jose…

Philippe Hurat 14 Feb 2018 • 1 min read

Analog/Custom Design

Virtuoso Video Diary: Self-Paced Learning through Training Bytes

Cadence Education Services offers several online training courses and training bytes…

Uma Peethambaran 14 Feb 2018 • 4 min read
training bytes , Virtuoso , Virtuoso Video Diary , Virtuoso Layout

Academic Network

3rd Tensilica Day in Hanover: Extending our Senses

Two events in a row are a coincidence, three events are a series. With these words…

Anton Klotz 14 Feb 2018 • 2 min read
university , Hannover University , Cadence Academic Network , academic workshop , Tensilica

Breakfast Bytes

What Happens in a Patent Lawsuit?

One of the presentations in the exhibit hall, at the Chiphead Theater, was What Happens…

Paul McLellan 14 Feb 2018 • 10 min read
expert witness , DesignCon , patent , lawyer , patent lawsuit

Whiteboard Wednesdays

Whiteboard Wednesdays - Can You Really Reduce DDR Power Dissipation by Reducing the…

In this week's Whiteboard Wednesday, Marc Greenberg examines the non-linear relationship…

References4U 13 Feb 2018 • less than a min read
DDR Power , Whiteboard Wednesdays , Reduced Power DDR , Low Power DDR

The India Circuit

Rural India: Technology to the Rescue?

Last week I wrote about how mobile internet is expected to bring millions of Indians…

Madhavi Rao 13 Feb 2018 • 3 min read
3nethra , Forus Health , SBI Youth For India Fellowship , Rural India , Microsoft Mouse Mischief

Breakfast Bytes

9½ Years to Pluto, No Go-Arounds

Here's the scene. You are Alice Bowman, who in 2018 will give a keynote at DesignCon…

Paul McLellan 13 Feb 2018 • 7 min read
pluto , mu69 , DesignCon , new horizons

SoC and IP

See You in Barcelona at MWC!

I’ve been going to Mobile World Congress in Barcelona for over 10 years, and it never…

PaulaJones 12 Feb 2018 • 1 min read
DSP , IP , Mobile World Congress , ip cores , Tensilica , vision , imaging

Breakfast Bytes

Advanced Packaging Needs Advanced Tools

At the recent DesignCon, Cadence's John Park presented Advanced Packaging Trends…

Paul McLellan 12 Feb 2018 • 5 min read
vsdp , virtuoso system design platform , Virtuoso , OrbitIO , more than Moore , 3D packaging

SoC and IP

What I Learned About System Design Enablement at DesignCon

While attending the recent DesignCon show for the first time, I was struck by the…

tomhackett 9 Feb 2018 • 2 min read
IP , IP integration , SDE , Sigrity , system design enablement

SoC and IP

A Walk Through DesignCon Turns Into a Long Journey

Have you ever attended the DesignCon show? I attended the recent event for the first…

tomhackett 9 Feb 2018 • 2 min read
IP , IP integration , SDE , noise , Sigrity

Breakfast Bytes

Application Engineers Are Like Gold

I wrote recently about my experiences Running a Salesforce , and one of the key aspects…

Paul McLellan 9 Feb 2018 • 4 min read
application engineers

Analog/Custom Design

Virtuoso Video Diary: Stranded Wire – A New Sapling in Interactive Routing

In order to drive high current and to minimize routing resistivity, it is desirable…

Parula 9 Feb 2018 • 3 min read
interactive coloring , stranded wire , Virtuoso Space-based Router , weStrandedColorMode , leHiCreateStrandedWire , blockage avoidance , weStrandedAlignCollinearMode , Virtuoso , Stranded Wire Context-sensitive Menu , Virtuoso Video Diary , tieout , weStrandSpacing , tapering in stranded wire , Custom IC Design , WSP support in Stranded Wire , space based router , Custom IC , weStrandedLadderAtTurn , weStrandNum

System, PCB, & Package Design 

SI Methodology for Multi-Gigabit Serial Link Interfaces (6 of 8)

Simulating with IBIS-AMI Models By this point in the process, the SerDes component…

Sigrity 8 Feb 2018 • 3 min read
Serial link analysis , SI , Multi-Gigabit , IBIS-AMI , PCIe , Signal Integrity , SerDes , Sigrity

Breakfast Bytes

Warsaw to Canary Islands to Madrid to Staten Island to California: Michal's Jour…

Some people grow up in the US, go to high school, get into a good engineering or…

Paul McLellan 8 Feb 2018 • 8 min read
logical equivalence checking , LEC , Stanford , verplex , Berkeley , Poland , Formal verification
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information