Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

App Note Spotlight: Streamline Your SystemVerilog Code, Part III - SystemVerilog…

Welcome back to the third installment of a special multi-part edition of the App…

• 2 min read
SystemVerilog , Tip , Functional Verification , App Note Spotlight

Breakfast Bytes

Automobil Elektronik Kongress 2018

Once a year for 22 years the electronic divisions of the European automotive industry…

• 6 min read
Automotive , ADAS , autonomous vehicles

Breakfast Bytes

What's For Breakfast? Video Preview June 25th to 29th 2018

https://youtu.be/-fwwmFE6yUs Coming from Automotiv Elektronik Kongress (camera…

• less than a min read
dac55 , DAC

Breakfast Bytes

Movie Theater Sound in Your Phone

Dolby Atmos is immersive sound. As Dolby puts it: Dolby transports you into the…

• 3 min read
hifi3 , atmos , Dolby , mwc china , Tensilica , Huawei

Whiteboard Wednesdays

Whiteboard Wednesdays - Introduction to ADAS  with a Real-Life Example

In this week’s Whiteboard Wednesdays video, Marc Greenberg, walks us through a typical…

• less than a min read
Whiteboard Wednesdays , self-driving car , ISO 26262 , ADAS

Breakfast Bytes

RSA Wrapup: Song, Darling, Thrun

The closing session of the RSA conference was a sort of chat-show hosted by Hugh…

• 5 min read
sebastian thrun , security , artificial intelligence , rsa conference , rsa , kate darling , dawn song

Analog/Custom Design

Virtuoso Video Diary: What's this Net Connected to?

Meet the Virtuoso Schematic Editor L Probes assistant, a dockable assistant where…

• 1 min read
Virtuoso Schematic Editor , Virtuoso , Schematic Editor , Virtuoso Video Diary , Circuit Design , Probes assistant , Custom IC Design , Schematic

Breakfast Bytes

Why Millennial Engineers Should Work for Cadence

Many years ago, when Nokia was at the top of its game—one in every three phones shipped…

• 5 min read
andy kessler , EDA

Academic Network

Academic Track at CDNLive EMEA 2018

From 7-9.05 the CDNLive circus made it stop in Munich / Germany for full three days…

• 6 min read
hololens , MEMS Design Contest , Reutlingen University , CDNLive EMEA , Risc V , Academic Network , UC Berkeley

Verification

Is it Time to Verify Your Chips in the Cloud? Part 1 of 3

Welcome to the first installment of a three-part blog series examining the issues…

• 2 min read
cloud-based verification , Functional Verification , cadence cloud , cloud computing

Breakfast Bytes

The Design Infrastructure Alley

One of the new things at DAC this year is the Design Infrastructure Alley. The Alley…

• 4 min read
dac55 , DAC , infrastructure alley

Breakfast Bytes

Pie and Chips at DAC: ChipEstimate.com and the First Annual Pi Contest

In Scotland, there is a traditional dish of pie and chips. But the pie is not a sweet…

• 3 min read
DAC , ChipEstimate.com , Perspec , pss

System, PCB, & Package Design 

What Is COM /JCOM Channel Compliance All About?

In today’s world of double-digit gigabit-per-second data rates it is imperative that…

• 3 min read
SI , JCOM , Channel Operating Margin (COM) , COM/JCOM , JCOM channel compliance , COM , Channel Operating Margin , Signal Integrity , SystemSI

Breakfast Bytes

"I Couldn't Imagine Being Too Poor for Servants, or Rich Enough for a Car"

Agatha Christie, looking back on her early life, remarked that she: I couldn’t imagine…

• 5 min read
exponential , moore's law , baumol's cost disease

Whiteboard Wednesdays

Whiteboard Wednesdays - What Really Matters When Selecting IP

In this week’s Whiteboard Wednesday, Tom Hackett says that PPA is only the tip of…

• less than a min read
Whiteboard Wednesdays , IP , SoC Integration

Digital Design

High-Level Synthesis: The Secret Is Out

Gone is the day when companies (our customers) kept their use of high-level synthesis…

• 2 min read
High-Level Synthesis , CDNLive , Stratus , HLS

Breakfast Bytes

Imec on EUV. Are We There Yet?

I already gave an introduction to my first visit to imec in my life in my post If…

• 7 min read
imec , stochastics , EUV

Breakfast Bytes

What's For Breakfast? Video Preview June 18th to 22nd 2018

https://youtu.be/puYFl7m50tM Coming from Dilijian Armenia (camera Gary Bengier…

• less than a min read
rsa conference , rsa , Dolby , millennial , virtual cad , Tensilica , ludwigsburg , dap light

Verification

DMS 2.0 - What's Cool and What's New

Are you aware of all the cool new features in Digital Mixed Signal 2.0 (DMS 2.0)…

• 1 min read
digital mixed signal , Functional Verification , DMS 2.0 , xcelium simulator
CDNS - Fix Layout Hompage