Explore the Cadence Community Forums to find and exchange in-depth technical information.

Featured

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
• 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
• 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
• 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
• 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

AMIQ and Cadence demonstrate Accellera PSS v1.0 interoperability

There’s nothing like the heat of a DAC demo to stress new technology and the engineers…

• 2 min read
Perspec , perspec system verifier , AMIQ , Accellera , pss , portable stimulus

Breakfast Bytes

Imec Technology Forum US

Every year, the Monday before SEMICON West, imec hosts ITF US, the US version of…

• 6 min read
Memory , Micron , 3D NAND , imec , DRAM , itf us

Analog/Custom Design

Virtuoso IC6.1.7 ISR21 and ICADV12.3 ISR21 Now Available

The IC6.1.7 ISR21 and ICADV12.3 ISR21 production releases are now available for download…

• 2 min read

Whiteboard Wednesdays

Whiteboard Wednesday - Tensilica Hardware Safety Kit ISO 26262

In this week's Whiteboard Wednesday video, Divya Kalimuthu highlights all of the…

• less than a min read
Whiteboard Wednesdays , functional safety , ISO 26262

Breakfast Bytes

DAC: Straight Talk with Lip-Bu Tan

For the last few DACs, every lunchtime the DAC Pavilion has an interview by Ed Sperling…

• 7 min read
Ed Sperling , Automotive , 3nm , Lip-Bu Tan , 55DAC , 5nm , 7nm , Design Automation Conference

Digital Design

A Decade of Building CODECs with High-Level Synthesis

Over the past decade, we have seen a dramatic increase in the size of common video…

• 6 min read
High-Level Synthesis , Stratus , SystemC , HLS

Breakfast Bytes

ESD Alliance Workshop on Digital Marketing

I gave a teaser introduction to the Digital Marketing Workshop that the ESD Alliance…

• 4 min read
digital marketing , onespin , esd alliance

Analog/Custom Design

Virtuosity: A Guide to Bindkeys for Interactive and Assisted Routing Commands

I'm sure you are well-versed with the benefits of using bindkeys. So, to have a better…

• 2 min read
Interactive Routing , Create Wire , custom/analog , Virtuoso Space-based Router , VSR , Routing , Create Stranded Wire , Interactive and Assisted Routing , Wire Editing , Mixed-Signal , Layout , Virtuoso , Virtuosity , mixed signal , createbus , Custom IC Design , Assisted Routing , Virtuoso Layout Suite , Custom IC , Interactive Wire Editing

Breakfast Bytes

Liberate Trio: Characterization Suite in the Cloud

Years ago, library characterization used to be fairly straightforward. The library…

• 3 min read
characterization , liberate trio , cloud , cadence cloud , ARM

Breakfast Bytes

Overcoming Bias in Computer Vision

At the recent Embedded Vision Summit, Will Byrne gave a presentation Overcoming Bias…

• 6 min read
stereotype , embedded vision , bias

The India Circuit

Thirty Years As One Team

Last week, Cadence was recognized as No 28 in the “Best Companies to Work For” study…

• 3 min read
Great Place To Work Institute , GPTW , Cadence India , Best Companies to Work For

Breakfast Bytes

Want to Go on a Second Date?

Yesterday I told you about the Doomsday algorithm in my post Doomsday in 1900 Was…

• 6 min read
offtopic , DATE , microsoft

Breakfast Bytes

Doomsday in 1900 Was a Wednesday

Cadence is off today, so time for an off-topic post. In my post Short Papers last…

• 6 min read
offtopic , DATE , john conway

SoC and IP

Cadence Tensilica Fusion F1 DSP Stars in NB IoT Applications

Did you make it to MWC Shanghai? I didn’t, but I read about what was hot – narrowband…

• 1 min read
DSP , IoT , Fusion , ip cores , Tensilica , nb-iot

Breakfast Bytes

What's For Breakfast? Video Preview July 9th to 13th 2018

https://youtu.be/d04TXTJKx5o Coming from Cadence EBC (camera Lan Ly) Monday: ESD…

• less than a min read
semicon , imec , 55DAC , esd alliance , palladium cloud

Breakfast Bytes

/* You Are Not Expected to Understand This */

The title of this post, you are not expected to understand this, is one of the most…

• 7 min read
ken thompson , unix , bug , john lyons , dennis ritchie

Breakfast Bytes

A History of PSS

In a remark attributed to Otto von Bismarck (or perhaps misattributed), it is said…

• 6 min read
Perspec , pss , portable stimulus standard , verification

Verification

Is it Time to Verify Your Chips in the Cloud? Part 3 of 3

Welcome back to our series on cloud verification solutions. This is the final part…

• 2 min read
security , Functional Verification , cadence cloud , xcelium , palladium cloud

Verification

UVM-ML- Managers’ Freedom of Choice

Freedom of choice is a term we hear a lot, especially in the last 10 years. It is…

• 5 min read
Specman , Specman/e , UVM-ML , Specman e , UVM multi-language , UVM-e , UVM ML , multi-language , multi-language UVM , multi-language verification , verification
CDNS - Fix Layout Hompage