• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
Cadence Japan 15 Dec 2025 • less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
Corporate 11 Dec 2025 • 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP(Verification IP:VIP)を発表しました。今回発表されたVIPは…

Cadence Japan
Cadence Japan 4 Dec 2025 • less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
Cadence Japan 1 Dec 2025 • 2 min read
featured , japanese blog
cdns - all_blogs_categories

  • All 6181
  • Corporate News 219
  • Life at Cadence 202
  • Academic Network 167
  • Analog/Custom Design 779
  • Artificial Intelligence 24
  • Cloud 21
  • Computational Fluid Dynamics 367
  • Data Center 41
  • Digital Design 438
  • Learning and Support 56
  • RF Engineering 114
  • SoC and IP 419
  • System, PCB, & Package Design  999
  • Verification 1299
  • Cadence Japan 8

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 192
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 91
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Verification

X-Propagation: Xcelium Simulator’s X-prop Technology Ensures Deterministic Reset

All chips need to cold reset on every power-up. Warm resets, however, are a bit more…

XTeam 28 Jul 2017 • 2 min read
SystemVerilog , Functional Verification , xcelium , Reset , simulation

Breakfast Bytes

The Intel Museum

During the summer, while the living is easy and the fish are jumping, each Friday…

Paul McLellan 28 Jul 2017 • 3 min read
Intel , business plan , microprocessor , Breakfast Bytes , intel museum

Verification

Moving to Xcelium Simulation? I’m Glad You Asked

Ready to take the next step in simulation technology with a true third-generation…

SumeetAggarwal 27 Jul 2017 • 2 min read
performance , Self-Help , uvm , simvision , RAK , Multi-Core , Appnote , troubleshooting , simulation , Cadence support

Breakfast Bytes

Secret Key Generation with Physically Unclonable Functions

Yesterday, I wrote about automotive security from a big-picture level. Today let…

Paul McLellan 27 Jul 2017 • 4 min read
trng , physically unclonable function , puf , aes , prng.trivium , rijndael , Breakfast Bytes

Verification

ROHM CO., Ltd Adopts Our Functional Safety Verification Solution

On July 17, 2017, Cadence announced that the Cadence® Functional Safety Verification…

XTeam 26 Jul 2017 • less than a min read
functional safety , Functional Verification , ROHM Co. , press release , ISO 26262

System, PCB, & Package Design 

Empowering Learning: New Learning – Cadence Allegro and OrCAD Release17.2-2016

Interested in an easy-to-use, collaborative, and robust design-environment that reduces…

Jasmine 26 Jul 2017 • 1 min read
Allegro Design Entry , Allegro 17.2 , AMS simulator , OrCAD Capture , Capture CIS , Allegro PCB Editor , Why Move Up to 17.2 , Allegro

Breakfast Bytes

One Thing Could Shut Down this Party—Automotive Cybersecurity

Ofer Ben Noon, CEO and co-founder of Argus Cybersecurity, had the job of raining…

Paul McLellan 26 Jul 2017 • 4 min read
security , Automotive , Wannacry , Automotiv Elektronik Kongress , Argus Cybersecurity , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays - What is Post-Package Repair for LPDDR4 Memories?

In this week’s Whiteboard Wednesdays video, Marc Greenberg describes the post-package…

References4U 26 Jul 2017 • less than a min read
Whiteboard Wednesdays , Memory , DDR4 , LPDDR4

Learning and Support

What to Expect from Each Collateral on Cadence Support Portal and How to Access …

Undoubtedly, the most important component of any online portal is CONTENT and its…

MJ Cad 25 Jul 2017 • 3 min read
Self-Help , videos , RAK , Application Notes , troubleshooting , Cadence support

Breakfast Bytes

Meet the Newest Member of the Tensilica Family, the HiFi 3z DSP

As NVIDIA's Jensen Huang pointed out a few weeks ago, and I covered in my blog post…

Paul McLellan 25 Jul 2017 • 4 min read
linley group , HiFi , hifi 3z , Tensilica , Breakfast Bytes , linley iot conference

Breakfast Bytes

What's For Breakfast? Video Preview July 31st to August 4th 2017

https://youtu.be/9bkl9KLReDI Coming from hyperspace (camera Sean, editing me…

Paul McLellan 24 Jul 2017 • less than a min read
autonomous trucks , 3D transistors , Samsung , mercedes-benz , imec , batteries , tesla , samsung sdi , computer history museum , itf

Verification

Xperiences with Xcelium: Hewett-Packard Enterprise Makes the Switch

At Hewlett-Packard Enterprise (HPE), the team working to create IP for “The Machine…

XTeam 24 Jul 2017 • 1 min read
Functional Verification , xcelium , hp enterprise

System, PCB, & Package Design 

Are You Maximizing Your Product Design? See How a Custom ASIC Can Help

When you push more of your board into high-performance design fabric like an SoC…

Darintb 24 Jul 2017 • 1 min read
ASIC , cadence hosted design solutions , designstart , ARM

Breakfast Bytes

NVIDIA's Jensen Huang on Accelerating the Race to Autonomous Cars

Jensen (Jen-Hsun) Huang is CEO of NVIDIA. If you know anything about NVIDIA, it is…

Paul McLellan 24 Jul 2017 • 5 min read
Automotive , NVIDIA , nvidia drive , ADAS , jensen huang , Breakfast Bytes

Breakfast Bytes

Short Papers

Yesterday my post was Cadence Academic Network Asia and it was just what it says…

Paul McLellan 21 Jul 2017 • 4 min read
zero word paper , shortest thesis , david rector , john conway , dennis upper , kurt gödel , john nash , shortest paper , Breakfast Bytes

Breakfast Bytes

Cadence Academic Network Asia

I sat down with Tracy Zhu to find out about the academic network in Asia Pacific…

Paul McLellan 20 Jul 2017 • 4 min read
China , Taiwan , Cadence Academic Network , Breakfast Bytes , university program

Breakfast Bytes

What's For Breakfast? Video Preview July 24th to 28th 2017

https://youtu.be/Dgy8LrCe13s Coming from the Intel Museum (camera Sean) …

Paul McLellan 19 Jul 2017 • less than a min read
Automotive , NVIDIA , nvidia drive , IoT , puf , secret key generation , cybersecurity , jensen huang , intel museum

Breakfast Bytes

Bosch: Future of Connected Mobility

At the conference in Ludwigsburg that I attended, Volkmar Denner, head of management…

Paul McLellan 19 Jul 2017 • 5 min read
5G , Automotive , Bosch , ludwigsburg , ADAS , automobil elektronik kongress , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays - Understanding the In-line ECC Architecture Required by LPDDR4…

In this week’s Whiteboard Wednesdays video, Marc Greenberg explains the difference…

References4U 18 Jul 2017 • less than a min read
Automotive , Whiteboard Wednesdays , LPDDR4
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information