• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Community Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

DAC 2026 Wrap-Up: AI-Powered Engineering Moves from Vision to Workflow Reality

Every year, Design Automation Conference (DAC) brings big announcements, packed demos…

Veena Parthan
Veena Parthan 7 Aug 2026 • 5 min read
Jasper Formal Verification Platform , featured , agentic ai , DAC 2026 , AI for design

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
Corporate 31 Jul 2026 • 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
Corporate 27 Jul 2026 • 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
Corporate 26 Jul 2026 • 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

  • All 6486
  • Corporate News 277
  • Life at Cadence 207
  • Academic Network 170
  • Analog/Custom Design 808
  • Artificial Intelligence 29
  • Cloud 24
  • Computational Fluid Dynamics 376
  • Data Center 60
  • Digital Design 476
  • Learning and Support 64
  • RF Engineering 116
  • SoC and IP 437
  • System, PCB, & Package Design  1020
  • Verification 1338
  • Cadence Japan 18
  • Physical Systems Simulation 31

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Verification

CCIX Coherency: Verification Challenges and Approaches

Cache coherency is not a new concept. Coherent architectures have existed for many…

DimitryP 24 Jan 2018 • 2 min read
Verification IP , ccix , SoC , coherency , System Verification

Breakfast Bytes

Passwords: Just Add Salt

This is a second post about passwords, picking up where Passwords: How Even Your…

Paul McLellan 24 Jan 2018 • 5 min read
security , password , two-factor authentication , Breakfast Bytes

Breakfast Bytes

What's For Breakfast? Video Preview January 29th to February 2nd 2018

https://youtu.be/OtFTlu1u9xI Coming from TSMC North America (camera Sean) Monday…

Paul McLellan 23 Jan 2018 • less than a min read
DesignCon , Models , TSMC , semiconductor IP , open source

Breakfast Bytes

Passwords: How Even Your Bank Doesn't Know Your PIN

In my predictions for 2018 piece yesterday, Nibbles: Breakfast Bytes Predictions…

Paul McLellan 23 Jan 2018 • 7 min read
cryptographic hash , passwords , salt , hashing

Breakfast Bytes

Nibbles: Breakfast Bytes Predictions for 2018

Every year Breakfast Bytes makes some predictions for the year. At the end of the…

Paul McLellan 22 Jan 2018 • 7 min read
security , Automotive , 5nm , autonomous vehicles , EUV

Analog/Custom Design

Virtuosity:Expression Builder - Now Plots ALL!

The Expression Builder has simplified writing complex expressions and has the ability…

Arja H 19 Jan 2018 • 2 min read
ADE Explorer , ADE , Expression Builder , Virtuoso , ViVA , Virtuosity , ADE Assembler

Breakfast Bytes

Running a Salesforce

I decided to run some posts on different areas of companies, and what I have found…

Paul McLellan 19 Jan 2018 • 10 min read
sales , salesforce , business development , sales management

System, PCB, & Package Design 

Designing Data Bus with DDR5 Technology Today? Yes, It Is Possible!

Many system designers have been working with DDR4 RAM components in the past couple…

Sigrity 18 Jan 2018 • 4 min read
ddr5 , AMI , Memory interface , IBIS , IBIS-AMI , DDR , Sigrity

System, PCB, & Package Design 

Improve High-Speed Serial Link Design with IBIS-AMI Backchannel Simulation

As signal integrity engineers, we know adaptive equalization is used in today’s multi…

Sigrity 18 Jan 2018 • 3 min read
Serial link analysis , Backchannel Simulation , IBIS-AMI , SerDes , Sigrity , SystemSI

Verification

Cadence Collaborates with Test & Verification Solutions on Portable Stimulus

The Cadence® Connections® Verification Program brings together a worldwide network…

Steve Brown 18 Jan 2018 • 2 min read
CDNLive , Test , DVcon , pss , verification

System, PCB, & Package Design 

Dude, Where Are Your Files?

Let me tell you a funny story. We’ve been working with an outside research agency…

Darintb 18 Jan 2018 • 2 min read
Engineering Data Management , data management , Work in Process Data , Work in Progress Data , ECAD data , EDM , PCB design

Breakfast Bytes

Why You Shouldn't Trust Ken Thompson

I wrote yesterday about the two exploits, Spectre and Meltdown . I think that the…

Paul McLellan 18 Jan 2018 • 7 min read
security , unix , thompson

The India Circuit

A Hackathon to Remember

A few weeks ago I wrote a blog about face recognition . Coincidentally, face recognition…

Madhavi Rao 18 Jan 2018 • 2 min read
Vishwakarma Institute of Technology , VLSI & Embedded Systems Design Conference , Tensilica , Tensilica Xtensa

Breakfast Bytes

Spectre and Meltdown: An Update

I wrote an extra Breakfast Bytes post a couple of weeks ago about Spectre and Meltdown…

Paul McLellan 17 Jan 2018 • 10 min read
security , Intel , meltdown , AMD , x86 , Spectre , ARM

Whiteboard Wednesdays

Whiteboard Wednesdays - Verification Challenges for SoCs Integrating PCI Express…

In this week's Whiteboard Wednesdays video, Nick Heaton, Distinguished Engineer,…

References4U 16 Jan 2018 • less than a min read
Whiteboard Wednesdays , SoC , PCI Express , verification

Analog/Custom Design

Virtuosity and Virtuoso Video Diary: Onwards and Upwards

Looking back at 2017, I note with satisfaction that it was a phenomenal year of blogging…

Ashu V 16 Jan 2018 • 3 min read
Cadence blogs , custom/analog , Virtuoso , RF design , Virtuosity , Virtuoso Video Diary , Custom IC Design , Custom IC

Breakfast Bytes

IEDM Short Course: After 5nm

The Sunday of IEDM is always two full-day short courses. One is on the future of…

Paul McLellan 16 Jan 2018 • 7 min read
feol , 5nm , beol , IEDM , DTCO

Verification

This Was 2017, Looking Forward 2018

With 2017 just out of the door, this is a good time to stop for a few minutes, look…

teamspecman 16 Jan 2018 • less than a min read
Specman , Functional Verification

Breakfast Bytes

Mobile World Congress in One Keynote

It was CES last week. Generally, this is not an event about mobile, mainly because…

Paul McLellan 15 Jan 2018 • 8 min read
5G , baidu , CES2018 , Verizon , Qualcomm , mobile
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information