Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
• 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Analog/Custom Design

Adding Weighted Noise Via Calculator Custom Function

Applying a weighting factor to a Noise Summary run requires lots of steps and the…

• 1 min read
Analog Design Environment , ADE XL , ADE , ViVA , Custom IC Design

Analog/Custom Design

Virtuoso Video Diary: Getting Started with the New Virtuoso ADE Product Suite

Hey, did you hear the buzz around the new Virtuoso ADE product suite , which was…

• 3 min read
Analog Design Environment , Virtuoso ADE Verifier , ADE GXL , Analog Simulation , ADE XL , ADE , Block-level simulation , Monte Carlo , Virtuoso , ADE-GXL , ADE-XL , Virtuoso Video Diary , Custom IC Design , Virtuoso ADE Explorer , Virtuoso ADE Assembler

System, PCB, & Package Design 

Why Move Up to Allegro 17.2-2016? Advanced Flex and Rigid-Flex Design Support (Reason…

Why Rigid-Flex? For nearly all applications, customers continue to demand smaller…

• 4 min read
Allegro 17.2 , Rigid-Flex , MCAD-ECAD , PCB design , Allegro PCB Editor , IPC-2581 , Why Move Up to 17.2

Breakfast Bytes

IEDM, New This Year

It might seem a bit premature to be talking about IEDM since it isn't until December…

• 3 min read
International Electron Devices Meeting , 5nm test chip , IEDM

Breakfast Bytes

Gimme a G...Gimme a 3...Whatcha Got?...DSP

Today at the Linley Mobile and Wearables Conference in Santa Clara, Cadence is announcing…

• 2 min read
linley mobile and wearables , linley group , Fusion G3 , Linley , Tensilica , linley mobile , Tensilica Fusion G3 DSP , Breakfast Bytes

System, PCB, & Package Design 

Cadence Online Support—Empowering Learning! New Learnings—Sigrity 2016

Cadence Online Support Features Setting up ‘My Alerts” The My Alerts section displays…

• 1 min read
PCB SI , Constraint-driven PCB Design flow , PDN , Signal Intregrity , SigXP UI , PCB Signal and power integrity , Power Integrity , "PCB SI" , Signal Integrity , "PCB design" , PCB Signal integrity , Allegro PCB SI , SI analysis and modeling , power

Whiteboard Wednesdays

Whiteboard Wednesdays - Introduction to the New Tensilica Fusion G3 DSP

In this week's Whiteboard Wednesdays video, Paul Garden provides an introduction…

• less than a min read
DSP , Whiteboard Wednesdays , IP , floating point DSP , Tensilica , Tensilica IP

Breakfast Bytes

Pathfinding Beyond 5nm

One of the most interesting sessions that I attended at SEMICON West the week before…

• 4 min read
tunnel fet , IBM , carbon nanotube , semicon west , imec , coolcube , 5nm , FD-SOI , silicon nanowire

Breakfast Bytes

CDNLive India

CDNLive India is coming up on August 9th and 10th in Bengaluru. I will be there and…

• 2 min read
CDNLive India , CDNLive , bengaluru , bangalore

System, PCB, & Package Design 

Cadence Online Support—Empowering Learning! New Learnings from June 2016

Cadence Online Support Features " You might also be interested in ” Section …

• 2 min read
16.6 , PCB Signal and power integrity , "PCB design" , application note , Allegro

System, PCB, & Package Design 

Cadence Online Support – Empowering Learning! New Learnings - February, March 20…

Cadence Online Support Features “ Most Popular ”: This section displays content…

• 3 min read
PCB , Allegro Design Entry , DEHDL , Capture CIS , Cadence Online Support , Allegro Design Workbench , "PCB design" , Allegro PCB Editor , ConceptHDL , application note , ADW , Allegro

System, PCB, & Package Design 

What’s Good About PSpice.com? You’ve Got to See This New Resource Site!

PSpice.com is a new user-community web portal that lets designers, partners, and…

• 1 min read
cadence , AMS simulator , PSPICE , Grzenia

Breakfast Bytes

System-Level Functional Verification and Power Analysis

With DAC and other events during May and June, I am only now wrapping up stuff I…

• 2 min read
Functional Verification , Power Analysis , system level functional verification , system level power analysis

System, PCB, & Package Design 

10 Top Reasons to Move Up to Allegro 17.2-2016 Release

The Allegro 17.2-2016 release , the largest in the past 10 years, became available…

• 8 min read
Constraint-driven PCB Design flow , Allegro 17.2 , Allegro GUI , Routing , Constraint Manager , Rigid-Flex , OrCAD , Sigrity , Allegro PCB Editor , Why Move Up to 17.2 , Allegro

Breakfast Bytes

200mm Fabs Awaken

Modern fabs use 300mm (12") wafers. Older fabs have used 200mm (8") wafers since…

• 5 min read
semicon west , semi , fab outlook , 200mm , semi/gartner symposum

SoC and IP

Needs of Energy-Efficient Networking While Using 10 Gigabit Ethernet

Growing deployment level of 10 Gigabit Ethernet in datacenters and automotive infotainment…

• 1 min read
10G-KR , Ethernet

Verification

Doing Away With the Docking Station

My docking station with the rat’s nest of wires dangling from behind it could be…

• 2 min read
USB 3.0 , Verification IP , Docking station , Tensilica Design and Verification IP , VIP , DisplayPort , USB , power delivery , USB3.0 , USB 2.0 , Type-C , USB connector , Alternate Mode , USB 3.1

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Snake Router? The 16.6-2015 Release Has Several…

With the 16.6-2015 Allegro PCB Editor release, the Snake pattern router can be enabled…

• 3 min read
PCB , PCB Layout and routing , Allegro 16.6 , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro

Breakfast Bytes

Economic Uncertainty, the Global Economy and Semiconductors

The Monday before SEMICON West starts, there are two events that run in parallel…

• 4 min read
semi/gartner symposium , semicon west , gartner , semi , hilltop economics , Breakfast Bytes
CDNS - Fix Layout Hompage