Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

RF Engineering

SpectreRF at 2013 IEEE/MTT-S International Microwave Symposium in Seattle, Washi…

If you are attending the International Microwave Symposium ( IMS 2013 ) in Seattle…

• less than a min read
nport , RF , RF Simulation , analog/RF , Circuit simulation , RFIC , Wilsey , shooting newton , Virtuoso Spectre , HB , Spectre RF , ADE-L , Analog Simulation , nport settings , MMSIM 12.1 , RF spectre spectreRF , spectreRF , RF design , International Microwave Symposium , harmonic balance

Analog/Custom Design

SKILL for the Skilled: Part 9, Many Ways to Sum a List

In the previous postings of SKILL for the Skilled , we've looked at different ways…

• 9 min read
Team SKILL , programming , Jim Newton , sum a list , IC615 , SKILL for the Skilled , summing , Lisp , SKILL++ , SKILL

System, PCB, & Package Design 

Help Shape Future Releases of APD and SiP – Provide Your Feedback on Early Adopter…

With every new release of the Cadence IC Package design software, many new features…

• 3 min read
SiP , IC Package , IC Packaging , feedback , Digital SiP design , 16.6 , IC Packaging and SiP , APD , wirebonds , IC Packaging & SiP design , beta tools , Allegro Package Designer , IC packaging documentation , early adopter , APD 16.6 , beta releases , wirebonding , IC Package Physical layout and co-design

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Quickplace Overlap? Check Out 16.6!

Just a very "quick read" on a new option for Quickplace this week. The Allegro PCB…

• less than a min read
PCB , PCB Layout and routing , Allegro GUI , Allegro 16.6 , Overlap components by , Placement Edit , place replicate , SPB , PCB Editor , Layout , Quickplace , PCB design , Grzenia , Allegro PCB Editor , Allegro

Verification

The Internet of Things – the Next Growth Driver, Enabled by High-Level Synthesis…

The electronics industry has enjoyed constant growth while undergoing constant transformation…

• 3 min read
High-Level Synthesis , DAC , ASIC , microcontrollers , microprocessors , TLM , processors , TLM 2.0 , C , the internet of things , programmable world , Internet , SystemC , C-to-Silicon Compiler , HLS , microcontroller , C++

Analog/Custom Design

Virtuosity: 10 Things I Learned in April by Browsing Cadence Online Support

I'll confess: I didn't learn all of this strictly by browsing https://support.cadence…

• 2 min read
AMS , custom/analog , layout-dependent effects , Rapid Adoption Kit , 20nm , Virtuoso , Virtuosity , mixed signal , Custom IC Design

System, PCB, & Package Design 

What's Good About AMS Data Precision Options? They’re in the 16.6 Release!

Just a brief blog today to introduce that 16.6 Allegro AMS Simulator (PSpice) now…

• less than a min read
Cadence Design Systems , AMS , cadence , AMS simulator , OrCAD Capture , Allegro AMS , PSPICE , design , OrCAD , AMS simulation , Grzenia

Analog/Custom Design

Things You Didn't Know About Virtuoso: Delta Markers in ViVA

This article is dedicated to the gentleman I sat next to at lunch at CDNLive a while…

• 3 min read
Analog Design Environment , ViVa-XL , Virtuoso IC6.1.5 , IC615 , IC 6.1.5 , delta markers , Analog Design Environment , ViVA , Custom IC Design

Verification

Mode Support for SimVision “Stop Simulation” Button

Prior to Incisive Enterprise Simulator (IES) 12.1, clicking the SimVision "Stop Simulation…

• 1 min read
AF , Specman , debug , Functional Verification , stop simulation , simvision , Incisive , e language , stop Specman , IES

System, PCB, & Package Design 

What's Good About Capture’s Save Command? 16.6 Has a Few New Enhancements!

Just a quick blog this week to mention a couple productivity enahancements for Capture…

• 1 min read
capture , Cadence Design Systems , Allegro Design Entry , Allegro 16.6 , Design Entry CIS , Capture CIS , Capture-CIS , SPB , Front-end PCB design , design , Design Entry , Grzenia , Allegro

System, PCB, & Package Design 

Turn GDSII Data into Intelligent Die Components with 16.6 Cadence APD/SiP Tools

As we all know, there are many file formats in which an IC package designer will…

• 3 min read
Cadence Design Systems , SiP , IC Package , IC Packaging , GDSII , packaging , Digital SiP design , Advanced Package Router , stream , 16.6 , GDS-II , APD , IC Packaging & SiP design , Allegro Package Designer , IC packaging documentation , SiP Layout

System, PCB, & Package Design 

Customer Support Recommended - Instance and Occurrence Modes of Design Annotation…

Assigning reference designators for the schematic instances is a very vital part…

• 5 min read
PCB , 16.01 , capture , "capture CIS" , hierarchy , cadence , OrCAD Capture , 16.6 , Capture CIS , Capture-CIS , hierarchical schematics , Appnotes , Appnote , "PCB design" , OrCAD , PCB design , 16.5 , application note , PCB Capture , Schematic

Verification

Creating Virtual Platform Models

One of the most common questions asked about virtual platforms is:Who creates the…

• 4 min read
VSP Log Viewer , virtual prototoypes , virtual platforms , TLM , virtual platform models , cadence , TLM-2 , System Design and Verification , TLM 2.0 , SystemC modeling , TLM-2.0 , timgen , SystemC , Model creation , Cadence Virtual System Platform

System, PCB, & Package Design 

What's Good About ADW’s Design Migration? 16.6 has many new enhancements!

Prior to the Allegro Design Workbench (ADW) 16.6 release, the migration process required…

• less than a min read
Allegro 16.6 , cadence , 16.6 , Allegro Design Workbench , design data management , design , Grzenia , library , ADW , Allegro

Analog/Custom Design

SKILL for the Skilled: Part 8, Many Ways to Sum a List (Closures -- Functions with…

In the past several postings to this blog, we've looked at various ways to sum a…

• 8 min read
Team SKILL , lexical closures , programming , Jim Newton , closures , sum a list , IC615 , SKILL for the Skilled , summing , Lisp , SKILL++ , SKILL

Verification

Develop For Debugability – Part II

Looking at Coding Styles for Debug In this blog post we are going to discuss 3 different…

• 3 min read
AF , Specman , Specman/e , debug , Functional Verification , debugability , debuggability , e language , Incisive Enterprise Simulator (IES) , Daniel Bayer

System, PCB, & Package Design 

What's Good About FSP’s Design Compare? Check Out 16.6!

The 16.6 Allegro FPGA System Planne r (FSP) product has an extremely helpful Design…

• 2 min read
PCB , PCB Layout and routing , Allegro 16.6 , FPGA-PCB Co-Design , FPGA System Planner , 16.6 , Taray , FPGAs , SPB , PCB Editor , Design Entry HDL , Layout , design , FSP , PCB design , Grzenia , comparing constraints , FPGA , Allegro , FPGA: PCB

Digital Design

Answers to Top 10 Questions on Performing ECOs in EDI System

Applying ECOs to a design can be complex, stressful and error prone so it's important…

• 6 min read
ECO , Cadence EDI System , LEC , encounter digital implementation system , tips and tricks , Synthesis , mmmc

System, PCB, & Package Design 

What's Good About DEHDL’s Constraints Comparison? The Secret's in the 16.6 Release

The Allegro 16.6 Design Entry HDL release provides designers a mechanism to compare…

• 2 min read
PCB , Allegro Design Entry , Constraint-driven PCB Design flow , constraint databases , Allegro 16.6 , 16.6 , property , PCB Editor , Constraint Manager , Layout , design , constraint difference , PCB design , Grzenia , Schematic , Allegro
CDNS - Fix Layout Hompage