Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

5G in US vs Rest-of-World

While I was in Germany for the Automobil Elektronik Kongress, the results of the…

• 7 min read
5G , mmwave , mobile

定制IC芯片设计

Virtuoso视频日记: 比较多个测试和共享设置

今天的博客重点介绍了现在ADE Assembler中提供的新Multi-Test Editor的功能。通过这个博客，我们已经结束了迷你博客系列，其中涵盖了 Virtuoso…

• 1 min read
Chinese blog , Analog Design Environment , ICADVM18.1 , ADE , simulator options , Virtuoso Video Diary , Custom IC Design , IC6.1.8 , Assembler , ADE Assembler

Verification

Tales from DAC: Altair's HERO Is Your Hero

Emulators are great. They vastly speed up verification to the point where it’s hard…

• 2 min read
Cadence Theater , HERO , Palladium , Altair Engineering , DAC 2019

Breakfast Bytes

Ludwigsburg: It's All About Return-on-Investment

I attended the Automobil Elektronik Kongress at Ludwigsburg outside Stuttgart. it…

• 6 min read
Automotive , Automotiv Elektronik Kongress , ludwigsburg , ADAS

Breakfast Bytes

Sunday Brunch Video for 28th July 2019

https://youtu.be/-36euXtgU7Y Made at Cadence Summer of Love Party (camera Chad Yee…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

开放注册：2019 Cadence中国用户大会

Cadence中国用户大会 CDNLive China 2019 上海浦东嘉里大酒店 - 2019年8月15日星期四 space 亲爱的用户朋友： 一年一度的Cadence全球用户大会CDNLive…

• less than a min read
PCB , Chinese blog , CDNLive , CDNLive 2019 , 中文 , cdnlive china , Sigrity , 中国用户大会 , Allegro

System, PCB, & Package Design 

BoardSurfers: Designing a Rigid-Flex Board Using PCB Editor

Whether you are designing the latest pace-maker or a LED strip, you have definitely…

• 4 min read
PCB Editor , Rigid-Flex

Breakfast Bytes

Digital Twins at the Paris Air Show

The idea of a digital twin should be easy for anyone in aerospace to understand.…

• 5 min read
Aerospace , Protium , Palladium , digital twin , paris air show , verification

Breakfast Bytes

Galileo Down for a Week

You might never have heard of Galileo, the European Union's GNSS, or Global Navigation…

• 4 min read
Galileo , GPS , mobile

Computational Fluid Dynamics

Honda Demonstrates a Major Breakthrough in Meshing Speed with AutoSeal and Hexpr…

Authors: Akio Takamura, Chief Engineer, Honda R&D, and Benoit Mallol, Head of Marine…

• 3 min read
CFD , Automotive , Computational Fluid Dynamics , fluid dynamics , Meshing , simulation

定制IC芯片设计

Virtuoso 视频日记: 下一件大事 - ADE Verifier与Cadence vManager合作

今天的博客重点介绍了ADE Verifier的最新增强功能。这个博客我们每周二和周四发布的迷你博客系列的一部分，以涵盖 Virtuoso®ADE Assembler…

• 1 min read
verifier , Chinese blog , ICADVM18.1 , Functional Verification , Formalized Verification , vPlan , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso Video Diary , ADE Blog Series , mixed signal , mixed-signal design , Custom IC Design , Custom IC , ADE Verifier , IC6.1.8 , vManager , verification

Verification

Tales from DAC: Semiconductor Design in MY Cloud? It's More Likely Than You Thin…

Everyone keeps talking about “the cloud” this and “the cloud” that these days—but…

• 2 min read
DAC 2019 , Semiconductor , cadence cloud

Analog/Custom Design

Virtuosity: bindStrict or Not in Virtuoso in the Times of Chandrayaan 2

Really, can Virtuoso bind strict? And what does that mean? Read along to find out…

• 2 min read
Update Binding , ICADVM18.1 , Layout XL Environment Variables , cdsenv , Virtuoso , Check Against Source , bindStrict , Custom IC Design , Update Components And Nets , Binder , IC6.1.8 , Virtuoso Layout Suite XL , binding

Breakfast Bytes

Computer Scientist Alan Turing to Be on British £50 Note

Last week the Bank of England announced that the new £50 note will have Alan Turing…

• 7 min read
bletchley park , turing award , alan turing

Whiteboard Wednesdays

Whiteboard Wednesdays – The Storage Combo PHY IP – Nirvana!

In this week’s Whiteboard Wednesdays video, Jacek Duda describes three storage protocols…

• less than a min read
Whiteboard Wednesdays , PHY IP , ONFI 4.x

Breakfast Bytes

Virtuoso Meets Maxwell

When I was a postgraduate at Edinburgh University, my office was in the James Clerk…

• 3 min read
RF , maxwell , Virtuoso

System, PCB, & Package Design 

IC Packagers: Correcting Die Orientations and Die Attachments

When you add a die component to your SiP Layout design, you must identify both its…

• 3 min read
APD , SiP Layout

定制IC芯片设计

Virtuosity: 我的 Checks 通过还是没有运行？

今天的博客重点介绍 Checks/Asserts 结果显示和 Summary 表。 这个博客是我们每周发布两次 - 周二和周四 - 的迷你博客系列的一部分，以涵盖…

• 1 min read
Chinese blog , ADE Explorer , Virtuosity , Custom IC Design , ADE Assembler

Analog/Custom Design

Tales from DAC: MediaTek's Experience with Spectre X Simulator

MediaTek recently gave the new Spectre X Simulator a try, and they talked about their…

• 1 min read
Cadence Theater , DAC 2019 , mediatek , spectre x
CDNS - Fix Layout Hompage