Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Corporate News

Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology

Delivering the next wave of chiplet innovation, Cadence has successfully taped out…

Corporate
• 2 min read
news story , ucie , featured , chiplets , TSMC N3P

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Breakfast Bytes

99.7% of Transistors Manufactured Are Memory

I was in Brussels a couple of weeks ago to attend imec's annual technology forum…

• 5 min read

Breakfast Bytes

RISC-V—Instruction Sets Want to Be Free

I had never heard of the RISC-V (pronounced five, not vee) instruction set until…

• 5 min read
risc-v , instruction set , krste asanovic , isa , RISC , UC Berkeley , instruction set architecture

Verification

IP Group @ 53rd DAC – Veni Vidi Vici

Another DAC, and this year someone put a jalapeno in my margarita at the Denali Party…

• 2 min read
DAC , Verification IP , IP , DDR4 , LPDDR4 , SerDes

Analog/Custom Design

Waveform Thumbnails

Wouldn't it be great if you could see your plots directly on the schematic? Well…

• 2 min read
Explorer , waveforms , waveform thumbnails

Academic Network

Open Source Raspberry Pi Design Files for Allegro and OrCAD Tools

The Raspberry Pi has firmly established itself as a household name by providing a…

• 2 min read
university , Cadence Academic Network , university program

Breakfast Bytes

Seamless Verification

At DAC, Cadence had their now traditional verification lunch. Brian Fuller returned…

• 6 min read
DAC 2016 , DAC , palladium z1 , virtual platform , Palladium , dac53 , Emulation , FPGA prototyping , simulation , Breakfast Bytes , Formal verification , verification

Academic Network

Cadence Technology Days at MIET

On 21 April, Cadence and the Moscow Institute for Electronics Technologies (MIET…

• 1 min read
MIET , Cadence Academic Network , academic workshop , academia , Russia

Academic Network

Visiting KAUST

Cadence Academic Network is a worldwide activity; therefore, the team members are…

• 2 min read
university , Cadence Academic Network , academic workshop , KAUST

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Fiber Weave Effect—Zig-Zag Routing? New Capabilities…

The 16.6-2015 Allegro PCB Editor release introduces the interactive conversion of…

• 3 min read
PCB , PCB Layout and routing , Allegro GUI , Allegro 16.6 , Routing , SPB , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro

Academic Network

Academic Track at CDNLive EMEA

From May 2 to May 4, Cadence once again hosted their hugely popular user conference…

• 2 min read
Cadence Academic Network , CDNLive , MEMS Design Contest , CDNLive EMEA

SoC and IP

Compatibility Is Good, But Compliance Is Better—Certifying for VESA DisplayPort

For all IP providers, the ultimate proof of quality of their product is certification…

• 1 min read
IP , Jacek Duda , DisplayPort , MHL , USB , compliance , VESA , HDMI , Alternate Mode , certification

Whiteboard Wednesdays

Whiteboard Wednesdays—Vision Systems and Neural Networks

In this week's Whiteboard Wednesdays video, Chris Rowen discusses using neural networks…

• less than a min read
Whiteboard Wednesdays , vision systems , IP , Chris Rowen , Tensilica , neural networks

Breakfast Bytes

An Steegen: Controlling the Semiconductor Funnel

Last week I was in Belgium for imec's international technology forum (ITF). For me…

• 4 min read
itf2016 , IBM , an steegen , imec , 5nm , 7nm , 10nm

Analog/Custom Design

Virtuoso Video Diary: Redesigned Virtuoso Forms

Enhanced User Experience with Redesigned Virtuoso Forms Research and customer…

• 3 min read
gui , Redesigned Forms , Virtuoso Space-based Router , User Experience , Virtuoso Layout Suite L , Layout , Virtuoso , Schematic Editor , VLS L , user interface , Schematic

Breakfast Bytes

Securing the IoT for Billions of Possible Intrusion Points

At the Linley IoT conference a few weeks ago, one of the presentations was by NXP…

• 3 min read
security , NXP , linley group , encryption , Linley , Breakfast Bytes , linley iot conference

Breakfast Bytes

Lip-Bu's Fireside Chat with Ed Sperling—With Real Fire

Usually the phrase "fireside chat" is just a figure of speech, but Wednesday's came…

• 7 min read
Ed Sperling , DAC 2016 , DAC , EDA , Lip-Bu Tan , semiconductor IP , Design Automation Conference , Breakfast Bytes , 53dac

Breakfast Bytes

DAC News, Wednesday

The last day of the DAC tradeshow is the best...said nobody ever. After two days…

• 9 min read
DAC 2016 , DAC , Apple , AMD , Denali Party , dac53 , Lip-Bu Tan , netflix , Breakfast Bytes , 53dac

Breakfast Bytes

DAC News, Tuesday

Tuesday, the second day of DAC. Last night I learned that in Texas there is a third…

• 8 min read
DAC 2016 , DAC , risc-v , GPU , NVIDIA , dac53 , barbecue

Analog/Custom Design

Analog Design Resonance: When a Plan Comes Together

Yes, indeed, we all love it when a plan comes together. A plan for running all the…

• 3 min read
Run Plans , maestro , ADE , Virtuoso Analog Design Environment , Custom IC Design , ADE Assembler
CDNS - Fix Layout Hompage