Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

プネー拠点設立20周年を迎えるケイデンス、長期的な研究開発へのコミットメントを強化

ケイデンスのプネー拠点は設立20周年。DSP IPやAIアクセラレータなど最先端の半導体IPを開発し、インドの人材育成・半導体戦略を推進。

Cadence Japan
• less than a min read
news story , featured , Cadence Culture , japanese blog

Corporate News

Cadence Celebrates 20 Years in Pune, Reinforces Long-Term R&D Commitment

Cadence, a global leader in electronic system design, is celebrating 20 years in…

Corporate
• 1 min read
news story , featured , Cadence Culture

Cadence Japan

ケイデンス、TSMC N3Pテクノロジーで64Gbps対応UCIe IPソリューションをテープアウト

ケイデンス、第3世代UCIe IPをTSMC N3Pでテープアウト。64Gbps対応でAI/HPC向けマルチダイ設計を加速、業界最高水準の帯域密度を実現。

Cadence Japan
• less than a min read
news story , ucie , featured , chiplets , TSMC N3P

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Academic Network

Cadence Academic Network - The Next Generation

“University students around the world are using Cadence technology to learn and develop…

• 2 min read
Cadence interns , Cadence Academic Network , EDA , engineering

System, PCB, & Package Design 

What's Good About PCB Allegro Rules Developer and Checker? 16.6 Has It!

You can now leverage the 16.6-2015 release Allegro Rules Developer and Checker .…

• less than a min read
Constraint-driven PCB Design flow , Allegro GUI , Allegro 16.6 , Routing , electrical constraints , High Speed , PCB Editor , High-Density Interconnect , Layout , PCB design , Allegro PCB Editor , differential pairs

Breakfast Bytes

Why Do Layout Designers Say "Stream Out"?

For the same reason we "hang up" our phones. When a layout designer saves a design…

• 6 min read
GDSII , Stream Out , Layout , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays—DUT Verification with Cadence VIP

In this week's Whiteboard Wednesday's video, Arindam Guha explains how to quickly…

• less than a min read
DUT verification , Verification IP , Whiteboard Wednesdays , VIP

SoC and IP

Will USB Type-C Connector Replace the 3.5mm Audio Jack?

In the past few days, there have been many posts on the Internet around Apple planning…

• 1 min read
USB 3.0 , Jacek Duda , USB-IF , USB , power delivery , USB 2.0 , Type-C , Design IP and Verification IP , USB connector , USB 3.1

Breakfast Bytes

Virtuoso: Advance to 10nm, If You Pass Go Collect $200

There are two major discontinuities in the last couple of process nodes—FinFETs and…

• 5 min read
EAD , FinFets , iPVS , Custom Routing , multi-patterning , Virtuoso , 10nm , modgens , color-aware layout , Breakfast Bytes

System, PCB, & Package Design 

Take Tighter Control Over Your Shape Degassing Patterns with Cadence 16.6 Allegro…

With metal density and balancing requirements getting stricter with every year that…

• 6 min read
Cadence Design Systems , SiP Design , 16.6 , IC package design , APD , Allegro Package Designer , manufacturing , SiP Layout , shapes

Breakfast Bytes

TSMC 3D. Red and Green Glasses Not Required

I have been taking a look at TSMC's 3D packaging technologies. From numerous presentations…

• 4 min read
CoWoS , 3DIC , info-pop , TSMC , InFO , info_s , Breakfast Bytes

Breakfast Bytes

Can You Pass As a Brit? Just Answer 3 Simple Questions

It’s Thankgiving! Happy Thanksgiving if you are reading this on the day. Cadence…

• 9 min read
thanksgiving , lbw , guy fawkes , gunpowder plot , glorious revolution , marmite

Breakfast Bytes

Voltus-Fi: Faithful Custom and Analog EMIR and Power Analysis

First things first. Voltus and Voltus-Fi are two separate products. They are both…

• 3 min read
Voltus-Fi , AMS , electromigration , custom , analog , Voltus , Virtuoso , analog mixed signal , IR drop , power , Breakfast Bytes , EMIR

SoC and IP

50 Gbps Ethernet is on the Way

Here is my report from the most recent IEEE 802.3 standards meeting, which was held…

• 2 min read
Ethernet standards , Automotive Ethernet , IEEE 802.3 , Ethernet , Marris , 50G Ethernet

Verification

Cheating Tetris

Remember Tetris? We’ve all played it at some point in our lives. You know, the game…

• 2 min read
Verification Computing Platform , Palladium , Tetris , Emulation

Breakfast Bytes

The Design that Made ARM

I sat down with Simon Segars, the CEO of ARM last Friday. As I said yesterday , it…

• 4 min read
Simon Segars , ARM7TDMI , ARM , Breakfast Bytes

Breakfast Bytes

Happy 25th Birthday, ARM

This week is ARM's 25th anniversary. It is actually on Friday, the 27th, but since…

• 7 min read
ARM processor , Simon Segars , VSLI , ARM

Verification

A Coverage Time-Saving Tip

How often has this happened to you? You are re-using a part of a previous design…

• 2 min read
IMC , coverage , Incisive Enterprise Simulator , Incisive , metric-driven verification , MDV , Incisive Enterprise Simulator (IES)

Breakfast Bytes

Marie Pistilli Passed Away

Marie Pistilli, who was injured in a car-crash in October (as I included in my first…

• less than a min read

Breakfast Bytes

The CDMA Story and Qualcomm

When second generation cell-phone technology, GSM, was developed the biggest issue…

• 4 min read
wireless , GSM , cdma , Qualcomm

Breakfast Bytes

Technology Transfer: The Stanford/Berkeley Model

At SEMICON West this year, I attended an interesting presentation by Steven Forrest…

• 4 min read
marc andreessen , two cultures , Stanford , technology transfer , Berkeley , steven forrest , a16z , mosaic , andreeson , a16z podcast , cp snow

System, PCB, & Package Design 

What's Good About Allegro PCB Designer Manufacturing Option? It's NEW in the 16.6…

Wow! There is an extremely powerful option available for PCB designers in the 16…

• 2 min read
PCB Layout and routing , manufacturing option , Allegro 16.6 , 16.6 , SPB , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro
CDNS - Fix Layout Hompage