Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
• 2 min read
featured , japanese blog

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

Corporate
• 1 min read
news story , Verification IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

System, PCB, & Package Design 

Join us at CDNLive Silicon Valley 2019

Cadence will kick off this year’s CDNLive worldwide user conference series starting…

• 1 min read
CDNLive , CDNLive 2019 , CDNLive San Jose

Breakfast Bytes

The Ladybird Book of Quantum Mechanics

I mentioned in passing in a recent post that when I was helping teach first-year…

• 4 min read
core memory , DRAM , ladybird

Whiteboard Wednesdays

Whiteboard Wednesdays - FMCW Radar Receiver Signal Processing Using ConnX B20 DS…

In this week's Whiteboard Wednesdays video, Ramchandra Dabade talks about FMCW radar…

• less than a min read
DSP , Whiteboard Wednesdays , radar signal processing , ConnX

Breakfast Bytes

8 Ways to Get the Most out of CDNLive Silicon Valley

It's CDNLive! Well, not today, Tuesday and Wednesday, April 2nd and 3rd at the Santa…

• 4 min read
CDNLive

Breakfast Bytes

AI Index

The 2018 AI Index Report , developed by scientists and researchers in the AI field…

• 4 min read
artificial intelligence , deep learning , AI

The India Circuit

The Power of 900 Million Voices

The Indian elections are coming up! In just a few weeks, the first of seven phases…

• 3 min read
VVPAT , Indian elections , Election Commission of India , EVM , electronic voting machine

Verification

Concurrent Actions in Specman

Lately we have been asked by several customers about the concurrency options in Specman…

• 2 min read
first of , Specman , Specman/e , Specman e , e , specman elite

Breakfast Bytes

Sunday Brunch Video for 24th March 2019

https://youtu.be/FFd9mncMANI Made at SEMICON China (camera Tracy Zhu) Monday: The…

• less than a min read
sunday brunch

Breakfast Bytes

RSA: The Director of the FBI

Christopher Wray, the current (and the 8th) Director of the FBI, wrapped up the opening…

• 6 min read
rsa , fbi

Verification

NVMe 2019 Developer's Conference: NVMe 1.4 Is Almost Here, and Enterprise and Cloud…

Unlike previous years, the annual NVM Express Developer’s Conference was held in…

• 2 min read
Verification IP , Enterprise , NVM Express , PCIe Gen4 , NVMe , VIP , cloud , PCIe , PCI Express , TripleCheck

System, PCB, & Package Design 

Exposing Adaptive EQ in 32 Gbps Receivers

It is no secret that serial link data rates have skyrocketed over the past 15 years…

• 1 min read
dfe , SI , FFE , DesignCon , Adaptive Equalization , AGC , IBIS-AMI , EQ , DesignCon 2019 , Signal Integrity , SerDes , Sigrity , SystemSI , Automatic Gain Control

Breakfast Bytes

#learntocode

When a few hundred journalists were laid off recently, there was a lot of activity…

• 7 min read
computer science , learntocode

Breakfast Bytes

RSA Cryptographers' Panel

One big highlight of the RSA conference is always The Cryptographers' Panel. This…

• 14 min read
security , rsa , cryptography

Analog/Custom Design

Virtuoso Video Diary: What Makes EM/IR Analysis A Significant Sign-Off Step?

This blog describes the EM and IR analyses in Virtuoso ADE as a design sign-off step…

• 3 min read
ADE Explorer , EM/IR , Power Integrity , IC layout , ADE , Virtuoso Analog Design Environment , Virtuoso Video Diary , sign-off , Custom IC Design , Custom IC , IC design , EMIR

Whiteboard Wednesdays

Whiteboard Wednesdays - 5G PHY Use Cases on B20

In this week's Whiteboard Wednesdays video, Rong Chen talks about the 5G use cases…

• less than a min read
5G , B20 , Whiteboard Wednesdays , ConnX

Analog/Custom Design

Virtuoso IC6.1.8 ISR2 and ICADVM18.1 ISR2 Now Available

The IC6.1.8 ISR2 and ICADVM18.1 ISR2 production releases are now available for download…

• 3 min read
ICADVM18.1 , ADE Explorer , Virtuoso Space-based Router , ADE , Virtuoso Analog Design Environment , Layout , Virtuoso , cadenceblogs , IC Release Blog , New in EDA , Custom IC Design , Virtuoso Layout Suite , Custom IC , IC6.1.8

Breakfast Bytes

RSA: From Helen Mirren to Tina Fey

The RSA Security Conference that took place in the first week of March was bracketed…

• 4 min read
security , rsa , cryptography

System, PCB, & Package Design 

BoardSurfers: Allegro 3D Canvas—Visualize the Board as You Design

Today’s dense and complex PCB designs require realistic 3D view to investigate the…

• 3 min read
PCB , Layout , 3D , PCB design , Allegro PCB Editor

Analog/Custom Design

Virtuosity: Maestro Plotting Templates

Waveforms, plots, graphs, measurements, markers... are all a part and parcel of any…

• 3 min read
ICADVM18.1 , ADE Explorer , ViVA , plotting templates , maestro plotting templates , Custom IC Design , IC6.1.8 , ADE Assembler
CDNS - Fix Layout Hompage