Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
• 2 min read
featured , japanese blog
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Breakfast Bytes

What's For Breakfast? Video Preview July 10th to 14th 2017

https://youtu.be/hEhCQwICR4g Coming from the Computer History Museum, Mountain…

• less than a min read
Automotive , functional safety , deep learning , cactus net , Automotive Ethernet , Tensilica , convolutional neural nets , cactusnet , CNN

RF Engineering

Link to: 7 Habits of Highly Successful S-Parameters: How to Simulate Those Pesky…

Hi All, If you were unable to attend IMS 2017 in June 2017, the IMS MicroApp …

• less than a min read
nport , analog/RF , APS , S-parameter , Virtuoso Spectre , Spectre RF , Broadband SPICE , nport settings , RF spectre spectreRF , spectreRF , s parameter simulation

Analog/Custom Design

Virtuosity: How Can I Organize My Assistants and Toolbars?

Many things in Virtuoso can be customized, showing/hiding and configuring the layout…

• 4 min read
Analog Design Environment , ADE GXL , PAD , custom/analog , ADE Explorer , Explorer , Routing , ADE XL , ADE , VLS GXL , Virtuoso Analog Design Environment , Virtuoso , ADE-GXL , Analog Design Environment , Schematic Editor , ADE-XL , RF design , Virtuosity , Custom IC Design , VLS XL , Schematic , parasitics , ADE Assembler

Learning and Support

Cadence Support—Your 24x7 Self-Help Partner

Today, there is always a universal demand for learning and troubleshooting easily…

• 1 min read
Self-Help , videos , RAK , Application Notes , troubleshooting , Cadence support

Breakfast Bytes

The Kansas City Walkway Collapse—The Answer

Yesterday, I wrote about The Kansas City Hyatt Walkway Collapse . I showed a close…

• 2 min read
root cause analysis , engineering , Breakfast Bytes , kansas city walkway collapse

Breakfast Bytes

The Kansas City Hyatt Walkway Collapse—A Puzzle

It is coming up to July 4 week. Cadence will be shut down and Breakfast Bytes will…

• 3 min read
root cause analysis , engineering , Breakfast Bytes , kansas city walkway collapse

Breakfast Bytes

System in Package

At DAC, Dick James gave a fascinating presentation on system in package, or SiP,…

• 6 min read
Apple , system in package , SiP , fiji , AMD , nokia , Texas Instruments , Sony , Breakfast Bytes , CMOS image sensor

Analog/Custom Design

Virtuosity: Does Smart Software Need Help Assistants?

No, smart software like Virtuoso doesn't need Help assistants. What users of…

• 5 min read
IC 6.1 , Virtuoso Welcome Page , Cadence Online Support , Virtuoso Help Menu , Layout , Virtuoso , Cadence Help , Virtuosity , COS 2.0 , Custom IC Design , RAKs , Cadence support

Breakfast Bytes

Eating in Your Car—Mixed Signal Automotive Lunch

The Wednesday of DAC means the Cadence Mixed-Signal Lunch. For the Digital Lunch…

• 10 min read
AMS , ST , analog , Bosch , Virtuoso , digital , amkor , mixed signal , UC Berkeley , Breakfast Bytes

Breakfast Bytes

What's For Breakfast? Video Preview July 3rd to 7th 2017

https://youtu.be/iGQHYEbzcII Coming from the Porsche Museum, Stuttgart, Germany…

• less than a min read
root cause analysis , engineering , kansas city walkway collapse

Breakfast Bytes

Table for 7—Lunch at the Leading Edge

On Tuesday, Cadence hosted a lunch focused on 7nm digital design and signoff. Jim…

• 8 min read
digital design , TSMC , renasas , mediatek , signoff , 7nm , ARM , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays - 5 Unique Advantages of the Cadence IP Solution

In this week's Whiteboard Wednesdays video, Tom Hackett explains five unique advantages…

• less than a min read
Verification IP , Design IP , Whiteboard Wednesdays , IP , PHY IP , memory IP

Breakfast Bytes

China's IC Industry: Today and Tomorrow

Professor Wei Shaojun of Tsinghua University presented on China's IC Industry: Today…

• 5 min read
China , fabless , manufacturing , Breakfast Bytes

Breakfast Bytes

One-on-One with Lip-Bu Tan

Monday was Lip-Bu's turn for a chat with Ed Sperling. The same event last year was…

• 6 min read
Ed Sperling , Automotive , 54dac , SDE , Mobile World Congress , Lip-Bu Tan , machinelearningdeeplearning , Internet of Things , system design enablement , Design Automation Conference , datacenter , Breakfast Bytes

Breakfast Bytes

DAC Opens with an Enlightened Keynote

The opening keynote of DAC was by Joe Costello. Joe, of course, was the first CEO…

• 10 min read
Joe Costello , 54dac , IoT , Internet of Things , enlighted , Breakfast Bytes

Analog/Custom Design

Virtuosity: Setting up License Preferences for ADE Products

Over a year ago when the new Virtuoso ADE product suite was released, we had our…

• 4 min read
Analog Design Environment , ADE GXL , ADE Explorer , Explorer , ADE XL , analog , license , ADE , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , ADE-GXL , Analog Design Environment , ADE-XL , Virtuosity , mixed signal , Custom IC Design , ADE Assembler

Breakfast Bytes

DAC Wednesday 2017: IoT, Innovation, AMS, iPhone, Hardware Contest, and Bagpipes

Yesterday was Wednesday at DAC here in Austin. For reports on the last three days…

• 10 min read
AMS , Apple , system in package , SiP , innovation , IoT , analog , Internet of Things , mixed signal , Breakfast Bytes , iPhone

Breakfast Bytes

What's For Breakfast? Video Preview June 26th to June 30th 2017

https://youtu.be/qE5sgFfGeIg Coming from the 54th Design Automation Conference…

• less than a min read
China , 54dac , silicon in package , Austin , Lip-Bu Tan , 7nm , design automation coference

Breakfast Bytes

DAC Tuesday 2017: Siemens, SiP, Simon & Lucio, Neural Nets, Nenni, Denali, and M…

Yesterday was Tuesday at DAC here in Austin. For reports on the last couple of days…

• 15 min read
Simon Segars , SiP , Semiwiki , silicon in package , Denali Party , Lucio Lanza , Siemens , neural networks , 7nm , ARM , Breakfast Bytes , Mentor
CDNS - Fix Layout Hompage