Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
• 2 min read
featured , japanese blog
cdns - all_blogs_categories

Blog - Post List
Latest blogs

System, PCB, & Package Design 

What's Good About RF PCB and Agilent ADS Via Exchange? 16.6 Has Many New Enhancements

The 16.6 Allegro PCB Editor and the Agilent Advanced Design System (ADS) interface…

• 6 min read
PCB , PCB Layout and routing , RF , Allegro GUI , Allegro 16.6 , RF PCB , 16.6 routing , Agilent , via exchange , 16.6 , layer stacks , ADS , SPB , PCB Editor , Layout , via , via patterns , design , vias , PCB design , Grzenia , Allegro PCB Editor , Agilent ADS , Allegro

Verification

DAC 2013 – System Design on Wednesday, June 5th

The DAC exhibition comes to a close today, and we have another day with great presentations…

• 3 min read
virtual prototyping , RPP , FPGA Based Prototyping , sTec , Software Debug , AMD , NVIDIA , DAC2013 , Freescale , Palladium , broadcom , Emulation , Dini , Bluespec , ARM Fast Models , Texas Instruments , Hybrid Prototypes , ARM , Schirrmeister

Verification

DAC 2013 – System Design on Tuesday, June 4

We had a great day on system design yesterday, followed by great party at Austin…

• 3 min read
virtual prototyping , RPP , FPGA Based Prototyping , coverage , System to Silicon Verification , AMD , DAC2013 , IBM , Freescale , Palladium , Emulation , software , Schirrmeister

Verification

Accelerating Time to Market with ARM Software Development Tools and the Cadence System…

In one of the Monday presentations at the Cadence DAC Theater , Ronan Synnott from…

• 4 min read
Device Drivers , ARM Cortex-A , cadence , Cadence Theater , DAC2013 , android , System Design and Verification , System Development Suite , DDMS , DAC 2013 , SystemC virtual platforms , DS-5 , ARM Architecture , ARM , Cadence Virtual System Platform , SystemC TLM2 , Embedded Linux

Verification

How Can You Continue Learning About Advanced Verification at Your Desk?

How much time do you spend "playing" and "learning" before you try a new EDA tool…

• 1 min read
metric-driven , SystemVerilog , : Functional Verification , ABV , incremental elaboration , methodology , metric driven verification (MDV) , Metric Driven Verification , e-language , RAK , advanced verification , metric-driven verification , connectivity

Verification

DAC 2013 – System Design on Monday, June 3rd

The first day of DAC starts off today with four great presentations on system design…

• 2 min read
virtual prototyping , FPGA Based Prototyping , Software Debug , AMD , DAC2013 , Freescale , Palladium , RP , broadcom , Emulation , ARM , Schirrmeister

Verification

Welcome to DAC 2013!

I just arrived at DAC 2013 in Austin, and as always I'll be writing about the interactions…

• 2 min read
Electronic Design Automation , DAC 2013 , EDA , SoC , system design , engineering

Verification

Introducing UVM Multi-Language Open Architecture

The new UVM Multi-Language (ML) Open Architecture (OA) posted to the new UVMWorld…

• 2 min read
SystemVerilog , DAC , uvm , UVMWorld , AMD , UVM multi-language , Incisive , e , UVM ML , SystemC , SoCs , verification

System, PCB, & Package Design 

Customer Support Recommended - Flex PCB Design Features in Allegro PCB Editor

Flexible PCBs are used widely in everyday technology and electronics in addition…

• 5 min read
PCB , PCB Layout and routing , Cadence Design Systems , Allegro 16.6 , PCB design" , cadence , Routing , 16.6 routing , 16.6 , layer stacks , Allegro 16.5 , Appnotes , PCB Editor , Layout , Appnote , "PCB design" , PCB design , 16.5 , Allegro PCB Editor , group routing , application note

Analog/Custom Design

Mixed-Signal -- Successful Tech-on-Tours, Huge Focus at DAC 2013

We just completed some hugely successful Mixed-Signal Tech-on-Tours in North America…

• 3 min read
real number modeling , clp , AMS Designer , CPF , Conformal Low Power , DAC 2013 , Mixed-Signal , Virtuoso , Internet of Things , amsDmvmv , mobile , PIEA , mixed signal , wreal , SMG , MDV , Schematic Model Generator , ARM Cortex-M , verification

System, PCB, & Package Design 

What's Good About PCB SI AutoSolving Models in SigXplorer? You’ll Need the 16.6 Release…

In previous releases, when you extract a net into SigXplorer, all the structures…

• 2 min read
PCB SI , PCB , SI , Allegro GUI , Allegro 16.6 , IBIS , SigXP UI , 16.6 , "PCB SI" , High Speed , SigWave , SPB , Signal Integrity , design , "PCB design" , Allegro PCB SI , Grzenia , SI analysis and modeling , Allegro

Verification

DAC 2013 – Software Driven EDA for the “Age of Gods”

This year's Design Automation Conference is less than a week away, and it's time…

• 13 min read
virtual prototyping , DAC , virtual platforms , Acceleration , Cadence Theater , rapid prototyping , RTL simulation , software-driven EDA , System Development Suite , DAC 2013 , System-Level Design , Emulation , hybrid engines , Design Automation Conference , ESL , FPGA-based prototyping

Verification

Why are Cadence and Forte Presenting Together at DAC?

You may or may not have noticed that Cadence's DAC Theater schedule features an intriguing…

• 1 min read
High-Level Synthesis , DAC , C-to-Silcon Compiler , Forte Cynthesizer , SystemC , HLS

Verification

New Specman Coverage Engine - Extensions Under Subtypes

This is first in a series of three blog posts that are going to present some powerful…

• 4 min read
AF , Specman , Specman coverage engine , coverage , Functional Verification , when extensions , Incisive , e language , extensions under subtypes , metric-driven verification , coverage driven verification (CDV) , multi-instance coverage , verification coverage

RF Engineering

SpectreRF at 2013 IEEE/MTT-S International Microwave Symposium in Seattle, Washi…

If you are attending the International Microwave Symposium ( IMS 2013 ) in Seattle…

• less than a min read
nport , RF , RF Simulation , analog/RF , Circuit simulation , RFIC , Wilsey , shooting newton , Virtuoso Spectre , HB , Spectre RF , ADE-L , Analog Simulation , nport settings , MMSIM 12.1 , RF spectre spectreRF , spectreRF , RF design , International Microwave Symposium , harmonic balance

Analog/Custom Design

SKILL for the Skilled: Part 9, Many Ways to Sum a List

In the previous postings of SKILL for the Skilled , we've looked at different ways…

• 9 min read
Team SKILL , programming , Jim Newton , sum a list , IC615 , SKILL for the Skilled , summing , Lisp , SKILL++ , SKILL

System, PCB, & Package Design 

Help Shape Future Releases of APD and SiP – Provide Your Feedback on Early Adopter…

With every new release of the Cadence IC Package design software, many new features…

• 3 min read
SiP , IC Package , IC Packaging , feedback , Digital SiP design , 16.6 , IC Packaging and SiP , APD , wirebonds , IC Packaging & SiP design , beta tools , Allegro Package Designer , IC packaging documentation , early adopter , APD 16.6 , beta releases , wirebonding , IC Package Physical layout and co-design

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Quickplace Overlap? Check Out 16.6!

Just a very "quick read" on a new option for Quickplace this week. The Allegro PCB…

• less than a min read
PCB , PCB Layout and routing , Allegro GUI , Allegro 16.6 , Overlap components by , Placement Edit , place replicate , SPB , PCB Editor , Layout , Quickplace , PCB design , Grzenia , Allegro PCB Editor , Allegro

Verification

The Internet of Things – the Next Growth Driver, Enabled by High-Level Synthesis…

The electronics industry has enjoyed constant growth while undergoing constant transformation…

• 3 min read
High-Level Synthesis , DAC , ASIC , microcontrollers , microprocessors , TLM , processors , TLM 2.0 , C , the internet of things , programmable world , Internet , SystemC , C-to-Silicon Compiler , HLS , microcontroller , C++
CDNS - Fix Layout Hompage