Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

Tales from DAC: Cadence, AI, and You

Complexity is driving the urgency for advanced artificial intelligence systems more…

• 2 min read
Functional Verification , Cadence Theater , DAC 2019 , Tensilica , AI

定制IC芯片设计

Virtuosity: 模拟设计环境中的最重要的3个后仿改进功能

今天的博客重点介绍了后仿流程的最新增强功能。 这些增强功能解决了许多长期存在的问题，例如原理图和版图命名的匹配，绘制端口电压和DSPF文件扫描。 这个博客是我们每周发布两次…

• 1 min read
Chinese blog , ADE Explorer , post-layout , DSPF , Virtuoso Analog Design Environment , postlayout , Virtuosity , ADE Assembler

Breakfast Bytes

Orchestras, Degrees, and Choice

Did you read about how orchestras started to do blind auditions where the players…

• 6 min read
STEM , gender

Analog/Custom Design

Tales from DAC: The New Spectre Simulator Is Here!

If you’re doing circuit simulation anywhere in the world, you’re probably already…

• 2 min read
Functional Verification , DAC 2019 , Spectre , spectre x

Breakfast Bytes

Intelligent System Design for Automobiles of the Future

There's a lot going on in the automotive market. The three big things are electric…

• 4 min read
Automotive , ADAS

System, PCB, & Package Design 

BoardSurfers: Avoid Iterations with Your Manufacturing Partner – Detect and Address…

Some things are rare, good or bad, but they do happen from time to time. And, some…

• 2 min read
DesignTrue , Allegro PCB Editor

Whiteboard Wednesdays

Whiteboard Wednesdays – What is Happening at the USB IF Standards Meetings?

In this week’s Whiteboard Wednesdays video, Jacek Duda talks about the next-generation…

• less than a min read
Whiteboard Wednesdays , USB

System, PCB, & Package Design 

IC Packagers: Bend in Both Directions with J-Loop Bond Wires

Let’s talk about wire bonding for a quick minute. Still a favorite for many of you…

• 4 min read
IC Packaging , APD , SiP Layout

Breakfast Bytes

GLOBALFOUNDRIES After the Pivot

At SEMICON West I sat down with Gary Patton, CTO of GLOBALFOUNDRIES, to get an update…

• 4 min read
globalfound , semicon , 22fdx , 12fdx , FD-SOI

定制IC芯片设计

Virtuoso 视频日记: Reliability Setup 的新功能

今天的博客重点介绍了可 reliability options 表单和整体 reliability setup 的增强功能。这个博客是我们迷你博客系列的一部分。我们会在每周二…

• 1 min read
Chinese blog , ADE Explorer , Virtuoso Video Diary , ADE Blog Series , reliability analysis , Custom IC Design , ADE Assembler

Life at Cadence

Cadence and the Expanding Presence of Women in Tech Conferences

Cadence sponsors several different tech conferences throughout the year. We use these…

• 4 min read
Insights on Culture , Culture , STEM , IEEE WIE ILC , women , VerveCon , diversity

SoC and IP

Is the Role of Test Chips Changing at Advanced Foundry Nodes?

Test chips are becoming more widespread and more complex at advanced process nodes…

• 3 min read
Design IP , IP , cadence , PCIe Gen4 , IP integration , ip cores , Ethernet , semiconductor IP , PCI Express

Breakfast Bytes

Will American Scooters Follow Chinese Bikes?

I spent the July 4 weekend in San Diego. My public service announcement is that if…

• 5 min read
Automotive , scooter , app , smarphone , bike

Analog/Custom Design

Virtuoso Meets Maxwell: Learn Your Moves – We’re Doing an Edit-in-Concert

This blog showcases the Edit-in-Concert technology available in the Cadence Virtuoso…

• 4 min read
Edit-in-Concert , Virtuoso Meets Maxwell , Advanced Node , Virtuoso RF , Virtuoso , Custom IC Design

Verification

How to Verify Performance of Complex Interconnect-Based Designs?

With more and more SoCs employing sophisticated interconnect IP to link multiple…

• 2 min read
Verification IP , Interconnect Workbench , Interconnect Validator , SoC , Performance modeling , AMBA , ATP , ARM , System Verification

Breakfast Bytes

Sunday Brunch Video for 14th July 2019

https://youtu.be/HO3cViPU6Mw Made at Slovensky Raj, Slovakia (camera Gary Bengier…

• less than a min read
sunday brunch

Breakfast Bytes

The Mercedes Benz Museum and the Invention of the Automobile

Recently, I was in Stuggart, Germany. This is the home to the headquarters of both…

• 5 min read
Automotive , mercedes benz

PCB、IC封装：设计与仿真分析

Cadence LPDDR4设计IP通过TSMC 16FFC FinFET 车规工艺验证

本文转翻译自Cadence "Breakfast Bytes" 专栏作者Paul McLellan文章“ Cadence Memory IP for LPDDR4…

• less than a min read
PCB , SI , Chinese blog , 仿真分析 , LPDDR4 , 中文 , Sigrity , 信号完整性

Analog/Custom Design

Virtuosity: Device-Level Routing for Advanced Nodes – Using Generate Trunks

The Trunk Generation feature is the founding piece that offers incremental productivity…

• 2 min read
Trunk generation , Interactive Routing , Pin to Trunk , ICADVM18.1 , Virtuoso Space-based Router , Layout EXL , Layout Suite , trunk creation , Virtuoso , Generate Trunk , EM Trunk Optimization , Custom IC Design , space based router , Virtuoso Layout Suite , Custom IC
CDNS - Fix Layout Hompage