Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum

The semiconductor industry thrives on collaboration, and few pairings exemplify this…

Corporate
• 2 min read
featured , cadence , OIP Partner of the Year , AI-Driven Design , TSMC

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか？」をテーマに、本田技術研究所社 先進技術研究所（HGRX）との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
• less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
• 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Off-topic: Geography

It's the day before a holiday so Breakfast Bytes goes completely off-topic as usual…

• 4 min read
offtopic

System, PCB, & Package Design 

BoardSurfers - Guest Roll: Anatomy of a Good Testcase

Rik Lee, the author of today's post, is a PCB Designer with more than 35 years experience…

• 5 min read
APD , PCB Editor , SiP Layout

System, PCB, & Package Design 

DATA Pulse: Know How to Effectively Manage Part Obsolescence (Part 2 of 2)

In part 1 of this two-part blog post, we analyzed how you can define a parts lifecycle…

• 1 min read
Library and design data management , EDM , PCB design

Breakfast Bytes

It's Beyond HOT at ES Design West Next Week

There are two famous parties in the EDA world. The Denali Party by Cadence, of course…

• 4 min read
semicon west , semi , HOT , hot party , es design west

Analog/Custom Design

Virtuoso Meets Maxwell: TILP! What’s a TILP?

I have been breathing IC layout design for the last 38 years! Proliferating new Cadence…

• 4 min read
PCells , Virtuoso Meets Maxwell , Virtuoso RF , Independent , Solution , Multitech , TILP , Custom IC Design , Virtuoso Layout Suite , technology

Breakfast Bytes

NXP: Self-Driving Cars: What's the Payoff for Carmakers?

I recently attended NXP's Silicon Valley event called NXPConnect. Kurt Sievers, the…

• 9 min read
Automotive , autonomous driving , ADAS

Breakfast Bytes

Sunday Brunch Video for 30th June 2019

https://youtu.be/WhHvvmwE9Tw Made at Tsukuda Fruit Stand opposite building 9 (camera…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

IPC-2581标准相较于旧式通用标准的特点及优势

本文转载自Sierra Circuit网站： https://www.protoexpress.com/ 。 space 本文中，IPC-2581标准的全行业推进者Hemant…

• less than a min read
Chinese blog , ECAD , PCB设计 , 中文 , IPC-2581

定制IC芯片设计

Virtuosity: 运行计划中的新功能 - 第二部分

我在第一部分中写了关于Virtuoso ADE Assembler运行计划功能的最新增强功能。此博客继续关注自IC6.1.7 ISR15以来增加的其他增强功能。

• less than a min read
Chinese blog , ICADV12.3 , custom/analog , Virtuoso Analog Design Environment , calibration , Virtuoso , Run Plan , IC6.1.7 , Custom IC Design , Custom IC , IC6.1.8

Analog/Custom Design

Spectre Tech Tips: Spectre APS Save Overview - Part 2

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 6 min read
save statement , spectre aps , device terminal naming , subcktiprobes , device terminal calculation , ports , filter , time_window , exclude , depth , useprobes , subcktprobelvl , useterms , subckt , subcircuit terminal current calculation

Breakfast Bytes

Aerospace: the View from Paris

I was recently at the Paris Air Show. Despite it sounding like the sort of event…

• 4 min read

Breakfast Bytes

DAC: Digital Lunch Does Not Mean Finger Food

The Cadence lunch on Tuesday was the turn of digital with the panel set to consider…

• 6 min read
digital design , artificial intelligence , ml , deep learning , dl , machine learning , AI

Breakfast Bytes

DAC: Opening Lunchboxes and Closing Mixed-Signal Verification

The analog/mixed-signal lunch at DAC got moved to Monday this year, since we had…

• 7 min read
DAC , analog , mixed signal , 56dac , spectre x

The India Circuit

The 5G Revolution: Viewpoints from Qualcomm, NXP, and MediaTek

A few weeks ago, Cadence hosted an interesting panel discussion that talked about…

• 3 min read
5G , NXP Semiconductor , Cadence India , Qualcomm , mediatek

Whiteboard Wednesdays

Whiteboard Wednesdays – The Reason Why the Vision Q7 DSP Should be in Your Vision…

In this week’s Whiteboard Wednesdays video, Shrinivas Gadkari goes into great detail…

• less than a min read
Whiteboard Wednesdays , Vision Q7 DSP , SLAM

Analog/Custom Design

Virtuoso Meets Maxwell: Virtuoso RF Solution - Revolution Begins with a Common Goal…

I am traveling home from the heart of the revolutionary Boston, Massachusetts, where…

• 4 min read
SiP , VRF , Spectre RF , Virtuoso Meets Maxwell , Virtuoso RF , Virtuoso , System Design Environment , RF design , Custom IC Design , Custom IC , Allegro

Verification

Tales from DAC: A Meeting of Security's Heroes at the Accellera Luncheon (Part 2…

Welcome back to this account of the IP Security Panel at the Accellera Luncheon at…

• 6 min read
security , luncheon , DAC 2019 , Panel , Accellera

System, PCB, & Package Design 

IC Packagers: The Spaces Between Your Dies

Die stacks are starting to look more like skyscrapers every year. If your packages…

• 4 min read
IC Packaging , APD , SiP Layout

Breakfast Bytes

12% Is Not Enough: Women in Engineering

At CDNLive EMEA, there was a Women's track and the first presentation was by Elizabeth…

• 4 min read
women's engineering society , STEM , CDNLive , CDNLive EMEA
CDNS - Fix Layout Hompage