Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
• 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Dolphins? In Milpitas? It's EDPS Time

Yes, it's true. After who knows how many years, EDPS is not going to be in Monterey…

• 4 min read
design process , Monterey , semi , EDPS , IEEE

Analog/Custom Design

The Art of Analog Design Part 2: Monte Carlo Sampling

Historically, one of the great challenges that analog and mixed-designers face has…

• 9 min read
Interval of Confidence , Monte Carlo with auto-stop , confidence level , Low Discrepancy Sampling , Clopper-Pearson , Pelgrom’s Law , Monte Carlo analysis , Latin Hypercube Sampling

System, PCB, & Package Design 

Customer Support Recommends – Rigid-Flex in Allegro PCB Editor 17.2

Cadence Online Support has this Rapid Adoption Kit (RAK) on Rigid-Flex in Allegro…

• 3 min read
PCB , Flex , PCB Editor , PCB design

Breakfast Bytes

British Computer Museums

This week we move to Britain. The industrial revolution started in the Midlands there…

• 8 min read
colossus , bletchley park , bombe , difference engine , science museum , Babbage

Verification

Save & Restore with More: Preserve Your Entire SoC

The concept of Save and Restore is simple: instead of re-initializing your simulation…

• 3 min read
Functional Verification , x-team , update , xcelium simulator , feature , productivity , xcelium , save and restore

Breakfast Bytes

I Know What the SDI in Samsung SDI Stands For, and You Won't Believe It

How's that for click bait? But it's actually true.I didn't know what the SDI of Samsung…

• 8 min read
Automotive , Samsung , ludwigsburg , battery , Breakfast Bytes

Analog/Custom Design

The Art of Analog Design Part 1: Overview of Variation-Aware and Robust Design

In this series, we will focus on advanced concepts for custom IC design, in particular…

• 2 min read
spectre aps , robust design , variation aware design , Virtuoso Analog Design Environment , vad

Analog/Custom Design

Virtuoso Video Diary: Comparing Waveform Outputs of Analog Simulations

Comparing waveform outputs of a simulation run with the outputs of a “golden“ or…

• 4 min read
Analog Design Environment , ADE , Analog Design Environment , Virtuoso Video Diary , Assembler , ADE Assembler

Breakfast Bytes

Moving Logic to the 3rd Dimension

So the new Doctor Who will be a woman. Who(!) would have guessed? As it happens…

• 5 min read
flash , cfet , 3d nand flash , 3D , SRAM , vfet , dr who , Breakfast Bytes , DTCO

Breakfast Bytes

What's For Breakfast? Video Preview August 14th to 18th 2017

https://youtu.be/npWqpbJDMIA Coming from Stirling Castle, Scotland (camera…

• less than a min read
milpitas , Automotive , alexa , volkswagen , linley group , voice , EDPS , voicebox , linley iot hardware conference , computer museums , deutsches museum , BMW

Verification

Infineon’s Coverage-Driven Distribution: Shortcutting the MDV Loop

There are more ways to improve productivity in the verification process than simply…

• 3 min read
Specman , CDD , CDNLive , Infineon , Functional Verification , e language , efficiency , MDV

The India Circuit

Welcome to The India Circuit!

Welcome to this, the first blog on The India Circuit (which, as someone cleverly…

• 3 min read
digital india , smart cities mission , mobile , make in india , Modi

Breakfast Bytes

Battery Derangement Syndrome

I have written a fair bit recently about electric cars and electric trucks. Note…

• 9 min read
forbes , lithium battery , battery , lithium , silicon , Breakfast Bytes , mark mills

The India Circuit

Beyond Robots and Jetpacks at the Society of Women Engineers Conference in Pune

This event happened a while ago, but I thought it was still topical enough to blog…

• 2 min read
pune , bengaluru , we local , society of women engineers , grace hopper conference , bangalore , India

Analog/Custom Design

Virtuosity: Loading Complete 'Routing Recipes' with a Single Click

Have you checked out the new VSR Preset feature and the related forms in the IC6…

• 6 min read
automatic routing , resetting preset options , Virtuoso Space-based Router , preset file , vsrSavePreset , running SKILL in a VSR preset , VSR Delete Preset , loading a preset file , vsrLoadPreset , VSR Preset , Virtuosity , deleting a preset file , VSR Save Preset , vsrDeletePreset , saving a preset file , preset options , VSR Load Preset , VSR preset SKILL , Reset VSR Options

Breakfast Bytes

Discovery of the Electron

Today is the 120th anniversary of the discovery of the electron by J.J. Thomson in…

• 6 min read
nobel prize , electron , Einstein , j.j. thomson , thomson , Breakfast Bytes

Verification

How to Model State Machines in the Accellera Portable Stimulus Standard for Low Power…

The Accellera Portable Stimulus Standard (PSS) is experiencing growing customer interest…

• less than a min read
Low Power , SoC verification , perspec system verifier , Accellera , pss , portable stimulus

Breakfast Bytes

Computer History Museum History

The Computer History Museum (CHM) is on Shoreline Boulevard in Mountain View in one…

• 5 min read
computer history museum , chm , gwen bell , Breakfast Bytes , Gordon Bell

Analog/Custom Design

Virtuosity: The New Virtuoso ADE Product Suite - Knowledge Resource Kit

Cadence introduced its new set of Virtuoso® ADE products, which includes Virtuoso…

• 4 min read
Analog Design Environment , ADE Explorer , Explorer , Rapid Adoption Kit , Analog Simulation , ADE , Mixed-Signal , welcome kit , knowledge resource kit , Virtuoso Analog Design Environment , Virtuoso , Spectre , Analog Design Environment , Virtuosity , mixed signal , Custom IC Design , Schematic , ADE Assembler
CDNS - Fix Layout Hompage