Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

プネー拠点設立20周年を迎えるケイデンス、長期的な研究開発へのコミットメントを強化

ケイデンスのプネー拠点は設立20周年。DSP IPやAIアクセラレータなど最先端の半導体IPを開発し、インドの人材育成・半導体戦略を推進。

Cadence Japan
• less than a min read
news story , featured , Cadence Culture , japanese blog

Corporate News

Cadence Celebrates 20 Years in Pune, Reinforces Long-Term R&D Commitment

Cadence, a global leader in electronic system design, is celebrating 20 years in…

Corporate
• 1 min read
news story , featured , Cadence Culture

Cadence Japan

ケイデンス、TSMC N3Pテクノロジーで64Gbps対応UCIe IPソリューションをテープアウト

ケイデンス、第3世代UCIe IPをTSMC N3Pでテープアウト。64Gbps対応でAI/HPC向けマルチダイ設計を加速、業界最高水準の帯域密度を実現。

Cadence Japan
• less than a min read
news story , ucie , featured , chiplets , TSMC N3P

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog
cdns - all_blogs_categories

Blog - Post List
Latest blogs

PCB、IC封装：设计与仿真分析

Cadence专家培训计划正式启动

感谢您对Cadence的关注与支持，我们的微信服务号“Cadence楷登PCB及封装资源中心”已正式上线。我们遵循Cadence所倡导的 “系统设计实现” 策略助力工程师们优化设计…

• less than a min read
Chinese blog , 中文

定制IC芯片设计

Virtuosity: 交互辅助布线命令的快捷键使用指南

摘要： 对于使用快捷键（bindkeys）的好处，相信您在日常工作中已深有体会。 那么，为了帮助用户获得更好的体验，本文介绍了Virtuoso 交互辅助布线相关的常用快捷键…

• less than a min read
Interactive Routing , Chinese blog , Create Wire , ICADVM18.1 , custom/analog , Virtuoso Space-based Router , Create Stranded Wire , Interactive and Assisted Routing , Wire Editing , Mixed-Signal , Virtuoso , Virtuosity , Virtuoso Video Diary , Custom IC Design , Create Bus , Custom IC , IC6.1.8 , Virtuoso Layout Suite XL

Breakfast Bytes

Twenty Years in the Matrix

It is hard to believe, but Sunday will be the 20th anniversary of The Matrix. It…

• 5 min read
simulation hypothesis , the matrix , simulation

System, PCB, & Package Design 

BoardSurfers: Dynamic Shape Voiding – Getting the Most Out of the Tool

Dynamic shapes; whether used on a negative or positive artwork layer, for power,…

• 7 min read
Constraint Manager , PCB design , Allegro PCB Editor

Analog/Custom Design

Spectre Tech Tips: Spectre Assert and Design Check Overview

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 5 min read
spectre aps , Circuit simulation , asserts , Spectre , SOA Checks , Design Checks

Breakfast Bytes

Scaling EDA in the Cloud

Last year at DAC, we announced Cadence Cloud (for details see my post cleverly titled…

• 4 min read
cloud , causality , cadence cloud , amdahl's law

System, PCB, & Package Design 

Join us at CDNLive Silicon Valley 2019

Cadence will kick off this year’s CDNLive worldwide user conference series starting…

• 1 min read
CDNLive , CDNLive 2019 , CDNLive San Jose

Breakfast Bytes

The Ladybird Book of Quantum Mechanics

I mentioned in passing in a recent post that when I was helping teach first-year…

• 4 min read
core memory , DRAM , ladybird

Whiteboard Wednesdays

Whiteboard Wednesdays - FMCW Radar Receiver Signal Processing Using ConnX B20 DS…

In this week's Whiteboard Wednesdays video, Ramchandra Dabade talks about FMCW radar…

• less than a min read
DSP , Whiteboard Wednesdays , radar signal processing , ConnX

Breakfast Bytes

8 Ways to Get the Most out of CDNLive Silicon Valley

It's CDNLive! Well, not today, Tuesday and Wednesday, April 2nd and 3rd at the Santa…

• 4 min read
CDNLive

Breakfast Bytes

AI Index

The 2018 AI Index Report , developed by scientists and researchers in the AI field…

• 4 min read
artificial intelligence , deep learning , AI

The India Circuit

The Power of 900 Million Voices

The Indian elections are coming up! In just a few weeks, the first of seven phases…

• 3 min read
VVPAT , Indian elections , Election Commission of India , EVM , electronic voting machine

Verification

Concurrent Actions in Specman

Lately we have been asked by several customers about the concurrency options in Specman…

• 2 min read
first of , Specman , Specman/e , Specman e , e , specman elite

Breakfast Bytes

Sunday Brunch Video for 24th March 2019

https://youtu.be/FFd9mncMANI Made at SEMICON China (camera Tracy Zhu) Monday: The…

• less than a min read
sunday brunch

Breakfast Bytes

RSA: The Director of the FBI

Christopher Wray, the current (and the 8th) Director of the FBI, wrapped up the opening…

• 6 min read
rsa , fbi

Verification

NVMe 2019 Developer's Conference: NVMe 1.4 Is Almost Here, and Enterprise and Cloud…

Unlike previous years, the annual NVM Express Developer’s Conference was held in…

• 2 min read
Verification IP , Enterprise , NVM Express , PCIe Gen4 , NVMe , VIP , cloud , PCIe , PCI Express , TripleCheck

System, PCB, & Package Design 

Exposing Adaptive EQ in 32 Gbps Receivers

It is no secret that serial link data rates have skyrocketed over the past 15 years…

• 1 min read
dfe , SI , FFE , DesignCon , Adaptive Equalization , AGC , IBIS-AMI , EQ , DesignCon 2019 , Signal Integrity , SerDes , Sigrity , SystemSI , Automatic Gain Control

Breakfast Bytes

#learntocode

When a few hundred journalists were laid off recently, there was a lot of activity…

• 7 min read
computer science , learntocode

Breakfast Bytes

RSA Cryptographers' Panel

One big highlight of the RSA conference is always The Cryptographers' Panel. This…

• 14 min read
security , rsa , cryptography
CDNS - Fix Layout Hompage