Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Analog/Custom Design

Virtuosity: Custom IC Design Flow/Methodology - Post-Layout Circuit Simulation and…

Read this blog for getting an overview of post-layout circuit simulation & GDSII…

• 6 min read
post-layout simulation , Analog Design Environment , Cadence blogs , ADE Explorer , DSPF , Virtuoso Analog Design Environment , Spectre , ICADVM20.1 , Custom IC Design , IC6.1.8 , ADE Assembler

Life at Cadence

System Verification of Arm Neoverse V2-Based SoCs

The world around us has become data-centric; everything needs data, from navigation…

• 4 min read
neoverse , systemVIP

Digital Design

Voltus Voice: Voltus-Sigrity Collaboration Fuels System Innovation

Learn how the Voltus-Sigrity X integrated solution can help you achieve faster system…

• 3 min read
Voltus IC Power Integrity Solution , Power Signoff , 3D-IC , Signoff Analysis , Power Integrity

Life at Cadence

Cadence Optimality AI Removes Simulation’s Biggest Bottleneck: Humans

A core part of what we do at Cadence comes from an inescapable truth: designing and…

• 5 min read
optimality , ai-driven

RF /マイクロ波設計

μWaveRiders:最新の AWR Design Environment オプティマイザでゴールを決める

The Team RF "μWaveRiders" ブログシリーズはCadence AWR RF製品のためのショーケースです。月ごとの話題は、Cadence AWR…

• less than a min read
AWR Design Environment , Pointer-Hybrid optimizer , RF design , microwave office , global minima , japanese blog , Optimization cost , Optimizer goals , Optimizer methods

Verification

How to Verify Complex PIPE Interface Based PHY Designs?

High-end SOC architectures today requiring more area and higher speed to transfer…

• 2 min read

RF Engineering

μWaveRiders: Scoring Goals with the Latest AWR Design Environment Optimizer

AWR V22.1 software introduces the Pointer-Hybrid optimization method which uses a…

• 4 min read
featured , AWR Design Environment , Pointer-Hybrid optimizer , RF design , microwave office , global minima , Optimization cost , Optimizer goals , Optimizer methods

Breakfast Bytes

Sunday Brunch Video for 20th November 2022

https://youtu.be/gLQbSlICCaE Made in Munich Englischergarten (camera Carey) Monday…

• less than a min read
sunday brunch

System, PCB, & Package Design 

IC Packagers: Training Insights: What's New in the Allegro X Advanced Package Designer…

The Allegro X Advanced Package Designer course provides all the essential training…

• 3 min read
Allegro X Advanced Package Designer , 22.1 , IC Packagers , Training Insights , online training , Allegro

Verification

How Renesas Reduced Automotive SoC Verification Time

The automotive world is conquering new technological heights, piggybacking on advanced…

• 5 min read
Automotive , verification time , Renesas , customer success , Verisium Manager , vManager

Life at Cadence

Cardo Brings Cutting-Edge Audio Connectivity to Groups in Motion

Motorcyclists riding through extreme conditions need a communication device that…

• 1 min read
designed with cadence , Tensilica

Breakfast Bytes

Old Programming Languages

This is the last day before a break. Tomorrow I fly to Germany for CadenceLIVE Europe…

• 11 min read
offtopic

Breakfast Bytes

Software 2.0

I recently came across the idea of "software 2.0". I was watching a Lex Fridman interview…

• 5 min read
software 2.0 , neural networks , andrej karpathy , AI

Life at Cadence

Effective Measurement Is the Key to Meeting Environmental Sustainability Goals in…

Hyperscale compute, using high-performance connected processors, continually transforms…

• 2 min read
featured , data center , thermal

Breakfast Bytes

Passage: Wafer-Scale Programmable Photonic Communication

One of the most intriguing chips presented at HOT CHIPS earlier this summer was Lightmatter…

• 2 min read
lightmatter , silicon photonics , photonics , passage

Data Center

Cadence Enhances Data Center Digital Twins with NVIDIA Omniverse

Companies across all industries are beginning to harness the power of simulation…

• 2 min read
CFD , featured , data center

Life at Cadence

Mobilizing the Impact of Our "One Team" Culture

Since 2018, Cadence has partnered with Team4Tech to make a mark on the world by connecting…

• 5 min read
team4tech , Cadence Cares , LifeAtCadence

Computational Fluid Dynamics

Last Week at Fidelity CFD

Merry Monday, and welcome to another look back at what we've been up to at Fidelity…

• 3 min read
CFD , turbomachinery , turbulence , Cascade Technologies , CHT , Computational Fluid Dynamics , cadencelive , Mesh Generation , Meshing

Breakfast Bytes

Tensilica for Automotive Radar

At the recent Linley Fall Processor Conference, Cadence's David Bell presented Tailored…

• 2 min read
linley processor conference , ConnX , radar , Tensilica , Breakfast Bytes
CDNS - Fix Layout Hompage