• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Data Center

Cadence Accelerates Digital Twin–Driven Data Center AI Modernization with HPE

Solution will maximize data center and AI factory profitability while delivering…

Corporate
Corporate 16 Jun 2026 • 3 min read
news story , featured , infrastructure ai , data center , hpe

Corporate News

Honda + Cadence = Physical AI (part 1): What Does “Physical AI” Really Mean?

Hello everyone, I'm Atsushi Ogawa, Center Head of HGR. The more widely the term …

Corporate
Corporate 15 Jun 2026 • 7 min read
featured , physical ai , HGR , AI , Honda

Corporate News

Design for AI and AI for Design

The semiconductor industry is experiencing a once-in-a-generation transformation…

Corporate
Corporate 11 Jun 2026 • 6 min read
Allegro X AI , featured , infrastructure ai , agentic ai , Integrity 3D-IC Platform

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
Corporate 2 Jun 2026 • 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis
cdns - all_blogs_categories

  • All 6387
  • Corporate News 260
  • Life at Cadence 204
  • Academic Network 169
  • Analog/Custom Design 804
  • Artificial Intelligence 27
  • Cloud 23
  • Computational Fluid Dynamics 374
  • Data Center 58
  • Digital Design 458
  • Learning and Support 62
  • RF Engineering 116
  • SoC and IP 435
  • System, PCB, & Package Design  1015
  • Verification 1323
  • Cadence Japan 18
  • Physical Systems Simulation 6

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

W. Edwards Deming: A Prophet Ignored in His Own Land

Thirty years ago last Friday, 17th June 1992, I went to Seattle to attend a two-day…

Paul McLellan 21 Jun 2022 • 7 min read
quality , deming prize , edwards deming , deming

Computational Fluid Dynamics

Women in CFD with Carolyn Woeber

Few words from Carolyn Woeber, applications engineering director at Cadence, about…

Veena Parthan 20 Jun 2022 • 10 min read
CFD , Computational Fluid Dynamics , WomenAtCadence , women in engineering , engineering , Women in CFD , Cadence CFD , Fidelity Pointwise

PCB、IC封装:设计与仿真分析

Omnis Marine 如何通过优化船舶纵倾,节省高达 5%的燃料?

本文作者:Maurits Van Den Boogaard, Cadence CFD Product Engineer space 在谈到航运业节能减排时,大家可能不会想到从纵倾优化的角度入手…

SDA China 20 Jun 2022 • less than a min read

PCB、IC封装:设计与仿真分析

2022 PCB网课 | Allegro PCB进阶设计系列课程

成为资深PCB工程师必备的能力,是面对复杂设计时,从容地做好前期规划(规则框架、布局规划、布线规划),并凭借对于工具的熟悉度,有效落实这些规划。如此,才能在追求PCB板体积更小…

TeamAllegro 16 Jun 2022 • less than a min read
Chinese blog , allegro 17.4 , 系统设计 , PCB设计 , 中文 , 直播网课 , online training , Allegro PCB Designer , Allegro

Breakfast Bytes

Offtopic: The Mini

Today is the last day before a break so I'm going off topic as usual. Tomorrow is…

Paul McLellan 16 Jun 2022 • 4 min read
Automotive , offtopic

カスタムIC/ミックスシグナル

Spectre Tech Tips: Spectre Xシミュレーションのパフォーマンスを向上させる方法

シミュレーションのパフォーマンスは、チップの設計、検証、およびサインオフに必要な時間の重要な要素の一つです。シミュレーションが効率的であるほど、テープアウトに必要なリソースと所要時間は少なくなります…

Custom IC Japan 15 Jun 2022 • less than a min read
performance , ADE Explorer , performance diagnosis , Virtuoso Analog Design Environment , Spectre , Verifier Run Plan , japanese blog , spectre x , Spectre X Simulator , ADE Assembler , verification

Breakfast Bytes

HOT CHIPS 34 Preview

Every Summer, one of the most interesting conferences I attend is HOT CHIPS. Often…

Paul McLellan 15 Jun 2022 • 5 min read
CXL , hotchips , circt , mlir

PCB、IC封装:设计与仿真分析

汽车行业新标准:ISO 21434

本文翻译自Cadence “Breakfast Bytes Blogs”专栏作者Paul McLellan文章“ Have You Heard of ISO 21434…

SDA China 14 Jun 2022 • less than a min read
Chinese blog , iso 21434 , 中文 , 汽车 , 汽车网络安全 , 合规 , 安全

Breakfast Bytes

CadenceLIVE Silicon Valley 2022

CadenceLIVE Silicon Valley took place last week. It turned out to be the second in…

Paul McLellan 14 Jun 2022 • 3 min read
cadencelive silicon valley , cadencelive

Verification

Quest for Bugs – The Constrained-Random Predicament

Optimize Regression Suite, Accelerate Coverage Closure, and Increase hit count of…

Anika Sunda 14 Jun 2022 • 2 min read
compression , throughput , machine learning , Hard to Hit Bin , Coverage Closure , Regression , simulation

Breakfast Bytes

RSAC 2022: The Cryptographer's Panel

The biggest security conference in the world is RSAC, held in San Francisco. It fills…

Paul McLellan 13 Jun 2022 • 9 min read
rsac 2022 , rsac , cryptographers' panel

Computational Fluid Dynamics

Insights on Automotive Industry with Kumar

Get insights into the changes happening in the automotive industry and the role of…

Veena Parthan 12 Jun 2022 • 5 min read
Automotive , thermal management , electric vehicles , Multidisciplinary , CFD Applications , engineering , simulation software , automobile

Breakfast Bytes

Optimal Design of High-Speed Flexible Interconnectors Using Deep Learning

At the recent DesignCon 2022, Kyle Chen of Microsoft and Suomin Cui of Cadence jointly…

Paul McLellan 10 Jun 2022 • 4 min read
microsoft , bayesian optimization , designcon 2022 , clarity

Breakfast Bytes

Optimality Intelligent System Explorer

As a kid, I remember reading something that passed for a joke: We are leaving the…

Paul McLellan 9 Jun 2022 • 3 min read
optimality , deep learning , Signal Integrity , AI , clarity

Analog/Custom Design

Virtuosity: Reliability Analysis Report-Reliable Results Made Interactive

Read through this blog to know more about the new Reliability Report view in Virtuoso…

Udit Rajput 9 Jun 2022 • 5 min read
SQLite , Stress Analysis , Analog Design Environment , ADE Explorer , Reliability Report , Virtuoso Analog Design Environment , Virtuoso , Spectre , Virtuosity , ISR21 , Virtuoso Video Diary , ICADVM20.1 , SQLite Operator , aging , ISR26 , reliability analysis , custom reliability data filter , Custom IC , IC6.1.8 , ADE Assembler

Breakfast Bytes

Cadence OnCloud SaaS and e-Commerce Platform, the Next Step of Cadence's Cloud J…

Today at CadenceLIVE Silicon Valley, Anirudh Devgan, Cadence's CEO, announced the…

Paul McLellan 8 Jun 2022 • 4 min read
annapurna labs , cloud , oncloud , aws , cadence cloud

PCB設計/ICパッケージ設計

ASCENT: 進化するライブラリに合わせてデザインを管理する

パーツは PCB デザインの基本的な要素です。デザインに含まれるパーツとそのグラフィック、電気的特性、パーツ定義情報を、アップデートされていく最新ライブラリの内容に合わせることは大変重要です…

SPB Japan 8 Jun 2022 • less than a min read
17.4 , 17.4-2019 , Allegro System Capture , japanese blog , ASCENT , Allegro

System, PCB, & Package Design 

BoardSurfers: Training Insights: Speed Up the Design Process in Allegro PCB Editor…

You can customize your Allegro® PCB Editor design environment to work around repetitive…

Dhruv Prakash 8 Jun 2022 • 5 min read
17.4 , Shortcut Keys , BoardSurfers , Training Insights , Allegro PCB Editor , Allegro

System, PCB, & Package Design 

Conquer SI/PI Challenges and Reduce Time to Signoff for PCIe 6.0

The peripheral component interconnect express (PCIe) high-speed interface has become…

Sherry Hess 7 Jun 2022 • less than a min read
Sigrity X , Power Integrity , in-design analysis , PCIe , Signal Integrity , system-level optimization
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information