Explore the Cadence Community Forums to find and exchange in-depth technical information.

Featured

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
• 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
• 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
• 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
• 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Whiteboard Wednesdays

Whiteboard Wednesdays - Tensilica Neural Network Compiler: An Offline Tool for Efficient…

In this week’s Whiteboard Wednesda ys video, Megha Daga describes how the Tensilica…

• less than a min read
DSP , Whiteboard Wednesdays , Tensilica , neural networks , AI

System, PCB, & Package Design 

How To Maintain Connectivity in a Multiboard PCB System

By John Burkhert Jr Bringing a multiboard system together is a chance for the designer…

• 7 min read
PCB , allegro edm , multi-board , System-Level Design , Allegro PCB Designer Team Design Option , multiboard , system , PCB design , pcb system , Allegro

Breakfast Bytes

David White and Machine Learning

Recently Cadence held a worldwide event for our interns. To read more about our intern…

• 6 min read
artificial intelligence , machine learning , David White , neural networks

Verification

Improving Your Testbench Flexibility with Enhanced Specman Templates

Cadence® Specman® Elite delivers faster and higher quality verification at block…

• less than a min read

Verification

Specman 18.09: Avoiding the Small Annoying Mistakes

Specman 18.09: Avoiding the Small Annoying Mistakes In almost every industry, one…

• 2 min read
enumerator , Specman , Functional Verification , e , e language , specman elite , xcelium

Verification

App Note Spotlight: Streamline Your SystemVerilog Code, Part IV - Dynamic Object…

Welcome back to the fourth installment of a special multi-part edition of the App…

• 2 min read
performance , SystemVerilog , Functional Verification , xcelium simulator

Analog/Custom Design

Virtuoso: The Next Overture - Virtuoso RF Solution for High Frequency Product De…

The latest Advanced Methodology Virtuoso release (ICADVM18.1) introduces Virtuoso…

• 4 min read
Virtuoso Overture , custom/analog , Virtuoso New Design Platform , VRF , vsdp , Virtuoso , RF design , Custom IC , Virtuoso Layout Suite XL

Breakfast Bytes

History of ISO 26262

I have known Kurt Shuler, the VP marketing at Arteris, for some time. But this post…

• 5 min read
Arteris , ISO 26262 , ADAS , iso 21448 , Breakfast Bytes

PCB、IC封装：设计与仿真分析

基于团队协作的AC/DC电源完整性设计与分析方法

在与用户的交流中，我们收获了许多问题与建议：如何使用压降分析或AC分析技术、如何改进PCB设计流程、如何优化去耦电容的使用等等……这些问题推动着我们不断完善电源和信号完整性的设计…

• less than a min read
PCB , DC , PI , Chinese blog , 电源完整性 , 团队协作 , Power Integrity , 约束驱动的PCB设计流程 , ac , PCB设计 , 中文 , PowerTree , Sigrity , 压降分析 , 约束驱动

Breakfast Bytes

TSMC OIP Ecosystem Forum

Last Wednesday was the TSMC OIP Ecosystem Forum. The first part of the day was hosted…

• 5 min read
OIP , 7nm+ , TSMC , 5nm , 7nm

Breakfast Bytes

EXTRA: Did the Chinese Really Attach Rogue Chips to Apple and Amazon's Motherboards…

Today, Bloomberg's BusinessWeek (BW from now on) published a story The Big Hack:…

• 6 min read
security , Apple , China , Amazon

Breakfast Bytes

PCB West: History of PCB

At PCB West recently, Wally Rhines gave one of the keynotes. It was titled Is Past…

• 8 min read
PCB , cadence , Wally Rhines , Valid , printed circuit board , Mentor

Breakfast Bytes

What's For Breakfast? Video Preview October 8th to 12th 2018

https://youtu.be/0CNhCWOxPKY Coming from TSMC OIP Ecosystem Forum, Santa Clara …

• less than a min read
Jasper User Group , microsoft , magestic , azure , machine learning , digital marketing , cadence cloud , ISO 26262 , esd alliance

Breakfast Bytes

Breakfast Buffet for September 2018

https://youtu.be/aWnEDVUQwoY The three highlighted posts for August were: The…

• less than a min read
CDNLive India , dna 100 , ambit design systems , ambit , Tensilica

System, PCB, & Package Design 

The Day a PCB Was Born

By John Burkhert Jr I want to take you back to a project that highlights a few…

• 6 min read
PCB , system level design , multiboard , system , PCB design , pcb system

Breakfast Bytes

TSMC OIP Virtual Design Environment

Today, it is TSMC's 2018 Open Innovation Platform (OIP) Ecosystem Forum in the Santa…

• 5 min read
OIP , tsmc oip vde , 7nm+ , TSMC , InFO , microsoft azure , aws , cadence cloud , 5nm

Whiteboard Wednesdays

Whiteboard Wednesdays - Significance of Sparsity in Neural Networks

In this week’s Whiteboard Wednesdays video, Megha Daga discusses how handling sparsity…

• less than a min read
Whiteboard Wednesdays , convolutional neural networks , neural networks , CNN

Breakfast Bytes

EDPS: Experience Teaching Undergraduates EDA

At the recent EDPS, Cadence's Patrick Groeneveld presented about a course that he…

• 4 min read
Stanford , EDA , EDPS , machine learning , ee292a

Breakfast Bytes

GlobalFoundries Executive Team Explains the Pivot

At the recent GlobalFoundries Technology Conference GTC there was a press and analyst…

• 8 min read
GTC , fdx , GlobalFoundries
CDNS - Fix Layout Hompage