• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
Corporate 2 Jun 2026 • 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
Corporate 31 May 2026 • 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
Corporate 21 May 2026 • 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
Corporate 20 May 2026 • 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

  • All 6375
  • Corporate News 259
  • Life at Cadence 204
  • Academic Network 169
  • Analog/Custom Design 801
  • Artificial Intelligence 26
  • Cloud 23
  • Computational Fluid Dynamics 372
  • Data Center 57
  • Digital Design 458
  • Learning and Support 62
  • RF Engineering 116
  • SoC and IP 435
  • System, PCB, & Package Design  1015
  • Verification 1321
  • Cadence Japan 17
  • Physical Systems Simulation 5

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

Preview of Electronic Design Process Symposium 2018

It is nearly EDPS time again when the dolphin logo comes out, somewhat incongruously…

Paul McLellan 23 Aug 2018 • 3 min read
semi , EDPS

Whiteboard Wednesdays

Whiteboard Wednesdays - The Simplest Neural Network Explanation Ever - Part 1

In this week's Whiteboard Wednesday, Tom Hackett explains neural network basics using…

References4U 22 Aug 2018 • less than a min read
Whiteboard Wednesdays , neural networks

Breakfast Bytes

Jobs: Fortran Programmer

Finally, the jobs theme gets technical. I had various programming jobs before I moved…

Paul McLellan 22 Aug 2018 • 7 min read
jobs , CAD

Breakfast Bytes

Jobs: Printer, Baker, Chocolatier, Caver

Yesterday I covered my first job, as a farm-hand . Today I'll cover some other jobs…

Paul McLellan 21 Aug 2018 • 8 min read
jobs

Academic Network

CDNLive Taiwan – Cadence User Conference 2018

Date: August 14, 2018 Location: Hsinchu, Taiwan Agenda The Cadence User Conference…

Tracy Zhu 20 Aug 2018 • 2 min read
Taiwan , Cadence Academic Network , CDNLive , cdnlive taiwan , Academic Network

Breakfast Bytes

Jobs: Farmer

Last summer, I took Fridays to write about technology museums. I planned to do a…

Paul McLellan 20 Aug 2018 • 7 min read
farmer , jobs

Verification

Is Ethernet Ready for the Automotive Market?

Consumer demand for advanced driver assistance and infotainment features are on the…

Thierry Berdah 19 Aug 2018 • 1 min read
Verification IP , VIP , Ethernet standards , Automotive Ethernet , IEEE 802.3 , Ethernet , TSN , Ethernet PHYs

Breakfast Bytes

The Brief but Spectacular History of Shockley Labs

If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion…

Paul McLellan 17 Aug 2018 • 9 min read
Stanford , shockley , fairchildren , Fairchild

Verification

Integration and Verification of PCIe Gen4 Root Complex IP into an Arm-Based Server…

Learn about the challenges and solutions for integrating and verification PCIe(r…

Steve Brown 16 Aug 2018 • less than a min read

Breakfast Bytes

SEMICON 5nm: 7nm Is Just a Dress-Rehearsal

Usually I don't go to the last day of SEMICON West since not much happens that day…

Paul McLellan 16 Aug 2018 • 5 min read
asml , 5nm , stochastics , GlobalFoundries , 7nm , EUV

Breakfast Bytes

What's For Breakfast? Video Preview August 20th to 24th 2018

https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean…

Paul McLellan 15 Aug 2018 • less than a min read
management , jobs

Breakfast Bytes

CDNDrive Automotive Solutions: the Rear Wheels

Yesterday was the first of two posts about Cadence Automotive Solutions. Today we…

Paul McLellan 15 Aug 2018 • 4 min read
Automotive , legato , functional safety , ISO 26262 , reliability

The India Circuit

6 Reasons To Register for CDNLive India Today!

CDNLive India 2018 is just around the corner! In a few weeks’ time, on the 6th and…

Madhavi Rao 14 Aug 2018 • 2 min read
CDNLive India , CDNLive , broadcom , Texas Instruments

Analog/Custom Design

Virtuoso: The Next Overture – Introducing Design Intent

Simplifies the defining of design goals and gives layout designers the freedom to…

sarahfino 14 Aug 2018 • 4 min read
Virtuoso Next , Virtuoso Overture , Virtuoso New Design Platform , Virtuoso Advanced Release , Virtuoso Design Intent , Virtuoso Schematic XL , Virtuoso , Layout design , Constraints , Custom IC Design , Custom IC , Schematic , Virtuoso Layout Suite XL

Breakfast Bytes

CDNDrive Automotive Solutions: the Front Wheels

Harold Wilson, then Britain's Prime-minister, once said, "A week is a long time in…

Paul McLellan 14 Aug 2018 • 4 min read
Automotive , legato , functional safety , Tensilica , ISO 26262 , FITS

Breakfast Bytes

The Birthplace of Silicon Valley: 391 South San Antonio Road

The birthplace of Silicon Valley really does have an address, 391 South San Antonio…

Paul McLellan 13 Aug 2018 • 4 min read
fairchild semiconductor , computer history museum , shockley laboratory

Breakfast Bytes

Deep Learning and the Cloud

It is an exaggeration to say that deep learning requires the cloud, but the standard…

Paul McLellan 10 Aug 2018 • 6 min read
summit supercomputer , magestic , cadence cloud

Breakfast Bytes

What's For Breakfast? Video Preview August 13th to 17th 2018

https://youtu.be/H03oGGaUfQo Coming from Stevens Creek Mini (camera Sean) Monday…

Paul McLellan 10 Aug 2018 • less than a min read
Automotive , shockley , cloud , Fairchild , 5nm , 7nm , EUV

Breakfast Bytes

Breakfast Buffet for July

https://youtu.be/JQz3cseZcZc The three highlighted posts for July were: CDNLive…

Paul McLellan 9 Aug 2018 • less than a min read
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information