Explore the Cadence Community Forums to find and exchange in-depth technical information.

Featured

Corporate News

DAC 2026 Wrap-Up: AI-Powered Engineering Moves from Vision to Workflow Reality

Every year, Design Automation Conference (DAC) brings big announcements, packed demos…

Veena Parthan
• 5 min read
Jasper Formal Verification Platform , featured , agentic ai , DAC 2026 , AI for design

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
• 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
• 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
• 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Whiteboard Wednesdays

Whiteboard Wednesdays - Breaking Down ADAS Sensor Fusion Platforms and Sensor Co…

In this week’s Whiteboard Wednesdays video, the first in a three-part series, Robert…

• less than a min read
Automotive , Whiteboard Wednesdays , sensor fusion , ADAS

System, PCB, & Package Design 

Tech Blog Series: Know How Your Circuit Works! — Understand It Better and Build Powerful…

Using Sensitivity Analysis of PSpice I was thinking of writing a series of blogs…

• less than a min read
RF , OrCAD Capture , PSPICE , PCB design

Breakfast Bytes

The ESD Alliance CEO Panel: Forecast Very Cloudy

Recently, the ESD Alliance organized the annual CEO Outlook panel with Simon, Wally…

• 7 min read
Sonics , icmanage , cadence cloud , ARM , esd alliance , Mentor

Analog/Custom Design

Virtuosity: Working with Tests in Virtuoso ADE Assembler Made Smarter

Don’t we love the new features that make our favorite products behave even more cool…

• 3 min read
custom IC simulation , Virtuoso Analog Design Environment , Virtuosity , Custom IC Design , Virtuoso ADE Explorer , Virtuoso ADE Assembler

Breakfast Bytes

The ESD Alliance Becomes Part of SEMI

Friday of last week I get home, sit down, and feel that the weekend has begun. Almost…

• 6 min read
semicon , semi , EDAC , esd alliance

Breakfast Bytes

CDNLive Keynotes: What will Drive the Future?

The new season of CDNLive kicked off earlier this week with CDNLive Silicon Valley…

• 6 min read
CDNLive , Lip-Bu Tan , Virtuoso

The India Circuit

What's Exciting About Being An Application Engineer? Watch This Video!

Many of you may not be familiar with what a Field Application Engineer (most often…

• less than a min read
Field Application Engineer , Cadence India , lovemyjob

Breakfast Bytes

Visa, Priceless

Well, okay. It's actually Mastercard that runs those "priceless" ads, not Visa. But…

• 10 min read
visa , h-1b

Breakfast Bytes

A New Era Needs a New Architecture: The Tensilica Vision Q6 DSP

There is a trend for increasing sophistication in vision and in artificial intelligence…

• 5 min read
DSP , android neural networks , linley processor conference , caffe , TensorFlow , Tensilica , vision , vision q6

Whiteboard Wednesdays

Whiteboard Wednesdays - New Tensilica Vision Q6 DSP for Vision and AI Processing

In this week’s Whiteboard Wednesdays video, Pulin Desai, discusses the features and…

• less than a min read
DSP , Whiteboard Wednesdays , vision processing , AI

Breakfast Bytes

What's For Breakfast? Video Preview April 16th to 20th 2018

https://youtu.be/R3fdD-xR9So Coming from CDNLive Silicon Valley (camera Sean)…

• less than a min read
ddr5 , CDNLive , AMI , CDNLive EMEA , algorithmic modeling interface , esd alliance

Breakfast Bytes

Virtuoso 2018, a Fine Vintage

In Post World-War II Blues, Al Stewart (who happened to go to the same high school…

• 4 min read
Virtuoso , Sigrity , 5nm , Allegro

Breakfast Bytes

6 Ways to Get the Most Out of CDNLive

It's CDNLive! Well, not today, Tuesday and Wednesday this week at the Santa Clara…

• 3 min read
CDNLive

Breakfast Bytes

Open the Pod Bay Doors, HAL

50 years ago today was the release of 2001: A Space Odyssey. The movie came about…

• 5 min read
kubrick , arthur c. clarke , 2001 a space odessey , 2001

Analog/Custom Design

Virtuoso Video Diary: Reusing Variables through CSV Export and Import

Do you have some specific variables in a test and wonder if you could have a way…

• 2 min read
Analog Design Environment , custom/analog , Explorer , Analog Simulation , analog , ADE , Virtuoso Analog Design Environment , Virtuoso , Virtuoso Video Diary , Custom IC Design , Assembler , ADE Assembler

Verification

Xcelium's New Save and Restart Saves You Time

You may have heard about the overhaul to the old save/restart mechanism that was…

• 2 min read
save and restart , xcelium , save and restore , checkpointing

Learning and Support

The Evolution of Cadence Help - I

Change, being a fact of life, is inevitable even for software systems. We have come…

• 1 min read
Self-Help , videos , Self Learning , what's new , Support , Cadence Help , Help resource , Cadence support

Breakfast Bytes

Semiconductor Specialization Versus Valuation

At SEMICON China, Wally Rhines gave one of the keynotes on the opening day. It was…

• 4 min read
Wally Rhines , Semiconductor , consolidation

Breakfast Bytes

What's For Breakfast? Video Preview April 9th to 13th 2018

https://youtu.be/xEgjpNWtC1I Coming from Santa Clara Convention Center Theater…

• less than a min read
CDNLive , linley group , h-1b , Tensilica , microprocessor
CDNS - Fix Layout Hompage