Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology

Delivering the next wave of chiplet innovation, Cadence has successfully taped out…

Corporate
• 2 min read
news story , ucie , featured , chiplets , TSMC N3P

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Whiteboard Wednesdays

Whiteboard Wednesdays—The Applications and Benefits of 802.11ad

In this week's Whiteboard Wednesdays video, Bob Salem provides a detailed overview…

• less than a min read
wireless , Whiteboard Wednesdays , 802.11x , 802.11ad

Digital Design

Five-Minute Tutorial: Innovus Clock Tree Synthesis and Debugger

Hi Everyone, Last time, our Five-Minute Tutorial focused on the new Innovus Placement…

• less than a min read
training , ccopt , clock tree synthesis , debugger , Digital Implementation , Innovus

SoC and IP

Cadence IP for USB Works over Type-C (Proof Inside)

There is no other specification in the history of USB that caused so much discussion…

• 1 min read
USB 3.0 , Jacek Duda , USB-IF , USB , power delivery , USB 2.0 , Type-C , USB connector , USB 3.1

Whiteboard Wednesdays

Whiteboard Wednesdays - Evolution of Automotive Electronics

In this week's Whiteboard Wednesdays, Charles Qi talks about the evolution of electronics…

• less than a min read
Whiteboard Wednesdays , IP , functional safety , infotainment , automotive electronics , Tensilica , ADAS

System, PCB, & Package Design 

What's Good About Allegro PCB Editor NC Route? 16.6 has Several New Enhancements…

There are a few NC Route enhancements in the 16.6 Allegro PCB Editor release. Read…

• 1 min read
PCB , PCB Layout and routing , Cadence Design Systems , Allegro GUI , Allegro 16.6 , Routing , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro

Whiteboard Wednesdays

Whiteboard Wednesdays—Managed NAND Flash Devices

In this week's Whiteboard Wednesdays video, Lou Ternullo provides a detailed overview…

• less than a min read
Whiteboard Wednesdays , IP , NAND flash , system design

SoC and IP

Electrical Validation of DDR4 Interfaces

Developing SoCs with high-speed memory interfaces, such as DDR4, presents substantial…

• 1 min read
Design IP , DDR4 , LPDDR , DDR , Sigrity , Tektronix

SoC and IP

Cadence ONFI 4.0 Flash Memory IP Increases Data Access to 800Mtps and Reduces Power…

Announcing Availability of ONFI 4.0 IP Flash memory applications have expanded…

• 2 min read
QSPI , flash , ONFI , USB , SD , eMMC , ip cores , ECC

System, PCB, & Package Design 

Manage Your Shapes with Ease in the Latest 16.6 ISR of Cadence APD and SiP Layou…

Shapes. Whether it’s a split plane, a power ring or flag under your die, or a cavity…

• 4 min read
IC Packaging and SiP Design , Cadence Design Systems , bounding shapes , Digital SiP design , degassing , 16.6 , beta tools , package design , SiP Layout , shapes , application modes

System, PCB, & Package Design 

What's Good About Allegro PCB Editor DRC by Window? It’s in the 16.6 Release!

The 16.6 Allegro PCB Editor ‘DRC by Window’ command is an alternative to running…

• 1 min read
PCB , Cadence Design Systems , Allegro GUI , Allegro 16.6 , electrical constraints , SPB , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro

Whiteboard Wednesdays

Whiteboard Wednesdays—More on Camera Subsystems

In this week's Whiteboard Wednesdays video, the second in a three-part series, Pulin…

• less than a min read
blocks , Whiteboard Wednesdays , IP , subsystem , intellectual protocol , Tensilica , camera

Verification

Double-Take: Improving Validation Test Suite with System-Level, Coverage-Driven …

Application Spotlight When Freescale wanted to measure the coverage of their validation…

• 2 min read
validation test suite , Freescale , Coverage-Driven Verification , Palladium XP , verification

Whiteboard Wednesdays

Whiteboard Wednesdays - LPDDR4 for Automotive Memory

In this week's Whiteboard Wednesdays video, Kishore Kasamsetty discusses why LPDDR4…

• less than a min read
Automotive , Whiteboard Wednesdays , IP , Memory , LPDDR4

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Disable of Open Space Routing? 16.6 Has It!

By default, the 16.6 Allegro PCB Editor ‘Add Connect’ command generates routes when…

• 1 min read
PCB , PCB Layout and routing , Cadence Design Systems , Allegro GUI , Allegro 16.6 , Routing , SPB , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro

Verification

Make Your Debugging Faster by Recording Your Simulator

One of the famous quotes of Brian Kernighan is: "Debugging is twice as hard as writing…

• 4 min read
Specman , debug , e , specman elite , simulation , verification

Whiteboard Wednesdays

Whiteboard Wednesdays—Extending a Processor’s Instruction Set

In this week’s Whiteboard Wednesdays video, Chris Rowen explains the benefits of…

• less than a min read
performance , Whiteboard Wednesdays , IP , instruction set , Chris Rowen , Tensilica , energy

SoC and IP

USB Type-C Interoperability Workshop—True, Real-Life Validation

There’s no denying that USB Type-C is the fastest adopted specification in the history…

• 1 min read
USB Type-C , DisplayPort , Alternate Mode

Verification

Use Model Versatility Is Key for Emulation Returns on Investment

It is always great to see when customers confirm what we in product management put…

• 4 min read
ROI , use models , Emulation , DAC 2015 , System Design and Verification

Digital Design

Hot Summer for the High-Level Synthesis Community

Summer is usually a slow time of the year due to vacations, beautiful weather, and…

• 4 min read
High-Level Synthesis , DAC 2015 , SystemC , Brian Bailey , HLS , SystemC Japan 2015
CDNS - Fix Layout Hompage