• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Community Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

DAC 2026 Wrap-Up: AI-Powered Engineering Moves from Vision to Workflow Reality

Every year, Design Automation Conference (DAC) brings big announcements, packed demos…

Veena Parthan
Veena Parthan 7 Aug 2026 • 5 min read
Jasper Formal Verification Platform , featured , agentic ai , DAC 2026 , AI for design

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
Corporate 31 Jul 2026 • 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
Corporate 27 Jul 2026 • 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
Corporate 26 Jul 2026 • 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

  • All 6486
  • Corporate News 277
  • Life at Cadence 207
  • Academic Network 170
  • Analog/Custom Design 808
  • Artificial Intelligence 29
  • Cloud 24
  • Computational Fluid Dynamics 376
  • Data Center 60
  • Digital Design 476
  • Learning and Support 64
  • RF Engineering 116
  • SoC and IP 437
  • System, PCB, & Package Design  1020
  • Verification 1338
  • Cadence Japan 18
  • Physical Systems Simulation 31

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

RF Engineering

Cadence Presenting Four Spectre RF MicroApp Papers at IMS2016, May 22-27

Hello Spectre RF Users, Next week is my all time favorite technical conference -…

Tawna 16 May 2016 • less than a min read
RF , RF Simulation , wireless , analog/RF , HBnoise , Circuit simulation , Wilsey , HB , Spectre RF , pnoise , phase noise , Schaldenbrand , spectreRF , RF design , harmonic balance , pss

Breakfast Bytes

EDPS Cyber Security Workshop: "Anything Beats Attacking the Crypto Directly"

Many of the security breaches that you read about are the results of software failures…

Paul McLellan 16 May 2016 • 5 min read
security , fault injection , side channel attack , Monterey , differential power analysis , EDPS , riscure , cyber security , Breakfast Bytes

Breakfast Bytes

Can You Trust Your IoT Supplier?

A few weeks ago, Nest announced that it was shutting down Revolv. You probably don…

Paul McLellan 13 May 2016 • 4 min read
alphabet , IoT , revolv , tesla , Internet of Things , nest , Breakfast Bytes

Breakfast Bytes

CDNLive EMEA: Do You Know What a FIT Is?

ADAS changes everything about automotive and requires a whole new range of skills…

Paul McLellan 12 May 2016 • 6 min read
functional safety , CDNLive EMEA , automotive design , FIT

Breakfast Bytes

Cadence at DAC: Experts, Presentations, Lunches...and Denali Party Instructions

Cadence is doing a lot at DAC as usual. Here is a summary. But read it carefully…

Paul McLellan 11 May 2016 • 4 min read
dac2016 , DAC , expert bar , Austin , Denali Party , dac53 , Lip-Bu Tan , Denali , 53dc , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays—Tensilica Vision P6 DSP Enhanced for CNN

In this week's Whiteboard Wednesdays video, Dennis Crespo discusses the significant…

References4U 10 May 2016 • less than a min read
DSP , Whiteboard Wednesdays , IP , Vision P6 , Tensilica , convolutional neural networks , CNN

Breakfast Bytes

Bayern München Come to CDNLive EMEA

CDNLive EMEA is nominally held in Munich (München in German) but, in fact, is held…

Paul McLellan 10 May 2016 • 5 min read
Munich , CDNLive , CDNLive EMEA , Breakfast Bytes , Bayern München

System, PCB, & Package Design 

What's Good About the Latest in DEHDL? The 16.6-2015 Release Has Several New Enhancements…

The 16.6-2015 Design Entry HDL (DEHDL) release contains a few new capabilities! Read…

Jerry GenPart 9 May 2016 • 1 min read
Cadence Design Systems , hierarchy , Allegro 16.6 , DEHDL , Allegro Design Workbench , hierarchical schematics , SPB , Design Entry HDL , Design Entry , Grzenia , ConceptHDL

Life at Cadence

Cadence Recognized as a Best Workplace for Giving Back

I am so proud of the Cadence team. We were recognized by FORTUNE as #43 on their…

Tina Jones 9 May 2016 • 1 min read
Insights on Culture , Culture , Community , cadence , giving back , Fortune , GPTW , Tina Jones , Fortune 100 best companies to work for , great place to work

Breakfast Bytes

CDNLive: Design Technology Co-Optimization for N7 and N5

One of the challenges of developing a new node is that there are a lot of moving…

Paul McLellan 9 May 2016 • 2 min read
n5 , Cadence Academic Network , CDNLive , lithography , CDNLive EMEA , imec , n7 , 5nm , 7nm , design of experiments , DTCO

Breakfast Bytes

Corporate Venture Capital for Semiconductor Start-Ups

A couple of weeks ago, Silicon Catalyst organized an evening panel about corporate…

Paul McLellan 6 May 2016 • 5 min read
Intel , Applied Materials , cypress semiconductor , SanDisk , silicon catalyst , Qualcomm , corporate venture capital , wilson sonsini , corporate vc , Breakfast Bytes

Breakfast Bytes

CDNLive: Ericsson Paving the Way for 5G

At CDNLive EMEA in Munich this week, there were two keynotes. The first was by Tom…

Paul McLellan 5 May 2016 • 3 min read
5G , CDNLive EMEA , Ericsson

Breakfast Bytes

DAC: One Month and Counting

It is May already and just a month until DAC. I am sure that you already know that…

Paul McLellan 4 May 2016 • 3 min read
dac2016 , DAC , Austin , dac53 , Design Automation Conference , 53dac

Whiteboard Wednesdays

Whiteboard Wednesdays—New Tensilica Vision P6 DSP

In this week's Whiteboard Wednesdays video, Chris Rowen discusses the new Tensilica…

References4U 3 May 2016 • less than a min read
DSP , Whiteboard Wednesdays , IP , Chris Rowen , Vision P6 , Tensilica , convolutional neural networks , CNN

Breakfast Bytes

Embedded Vision: The Road Ahead for Neural Networks and Five Likely Surprises

It is the Embedded Vision Summit. Every year this event gets bigger, reflecting the…

Paul McLellan 3 May 2016 • 3 min read
Low Power , Rowen , Embedded Vision Summit , Vision P6 , tensilica vision p6 , Tensilica , convolutional neural nets , high performance , neural nets , Breakfast Bytes

Breakfast Bytes

New Algorithms for Vision Require a New Processor

Vision is everywhere. If you look at the number of sensors that are shipped, then…

Paul McLellan 2 May 2016 • 3 min read
recognition , tensilica vision p6 , Tensilica , vision , convolutional neural networks , neural networks , CNN

Breakfast Bytes

NVIDIA: Ten Months of Emulation on Palladium, Hours to Bring-Up

NVIDIA just released their next-generation GPU architecture called Pascal and a brand…

Paul McLellan 29 Apr 2016 • 2 min read
palladium z1 , NVIDIA , Palladium , Palladium XP , Emulation , Breakfast Bytes

SoC and IP

Cadence and Hardent demonstrate high resolution display interface for Automotive

At Cadence we aim to enable our customers’ need to reduce their own design time and…

Steve Brown 28 Apr 2016 • 1 min read
Hardent , Design IP , MIPI Alliance , CDNLive , DIP , MIPI , DSI , DSC

SoC and IP

High Speed East-West Interconnect at the Open Server Summit

This year’s Open Server Summit served up plates full of data…if it wasn’t obvious…

Steve Brown 28 Apr 2016 • 1 min read
PCIe Gen4 , 10G-KR , SerDes
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information