• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

Corporate News

Accelerating System Design with Real-Time Simulation, Powered by AI Physics

Rising demand for AI infrastructure is driving faster innovation and smarter use…

Corporate
Corporate 28 Oct 2025 • 4 min read
CFD , featured , NVIDIA , accelerated compute , millennium

Analog/Custom Design

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
Virtuoso Release Team 23 Oct 2025 • 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Data Center

Innovation in Data Center Design and Operations: Highlights from Thésée Event

The Thésée event brought together key partners like France Télévisions, Thésée, Cadence…

Veena Parthan
Veena Parthan 21 Oct 2025 • 5 min read
featured , Thésée Event , data center , Cadence Reality Digital Twin Platform

Corporate News

Don’t Miss the 2025 North America Open Meeting!

Join Visionaries, Discover Breakthrough Tech, and Power Your Next Big Idea Are you…

Corporate
Corporate 21 Oct 2025 • 1 min read
featured , innovation , Beta CAE , event , AI
cdns - all_blogs_categories

  • All 6107
  • Corporate News 206
  • Life at Cadence 200
  • Academic Network 166
  • Analog/Custom Design 769
  • Artificial Intelligence 23
  • Cloud 17
  • Computational Fluid Dynamics 363
  • Data Center 41
  • Digital Design 432
  • Learning and Support 56
  • RF Engineering 114
  • SoC and IP 416
  • System, PCB, & Package Design  989
  • Verification 1287
  • Cadence Japan 4

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 189
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 90
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

SoC and IP

Wondering about mobile and consumer design and SPMT memory? Here’s your chance to…

This blog has discussed an up-and-coming serial memory-interface technology called…

archive 20 Jul 2010 • less than a min read

SoC and IP

Intel X-25M 80GB SSD Performance after 45 days of use: Time ain’t on my side, no…

A member of Overclock.Net going by the handle Kiggold just posted two screen shots…

archive 19 Jul 2010 • less than a min read

SoC and IP

DDR3 power savings may be more important for Embedded Apps than for PCs

A new hands-on article written by Patrick Schmid and Achim Roos just appeared on…

archive 19 Jul 2010 • 2 min read

Verification

Sign Up For Free Verification Sessions -- Only A Few Days Left

Mark your calendar and sign up for the two upcoming free verification sessions sponsored…

teamspecman 19 Jul 2010 • 1 min read
workshops , Specman , Coverage-Driven Verification , EDA , Incisive , e , team specman , Aspect Oriented Programming , MDV , IES-XL

Verification

Software Development Tool Teardown For The Motorola Droid

Lately, device teardowns of consumer electronics have become popular. There are many…

jasona 19 Jul 2010 • 4 min read
ADB , GDB , android , QXDM , DDMS , JTAG , ETM , vnc , Monkey , QPST , Systemm Verification

Verification

More Thoughts On How To Choose Between The OVM And The UVM

There has been a lot of on-line discussion since DAC about whether the Universal…

tomacadence 16 Jul 2010 • 2 min read
uvm , OVM , VIP , EDA , Accellera , Mentor

SoC and IP

AnandTech analyzes Crucial C300 SSD with Marvell controller in “The SSD Diaries.…

Anand Lal Shimpi, the man behind the AnandTech.com Web site, has published an extended…

archive 14 Jul 2010 • less than a min read

Verification

Changing the Status Quo in SoC to System Hand-off

As part of EDA360 Cadence is learning how to play a more significant role in the…

jasona 13 Jul 2010 • 4 min read
Device Drivers , virtual platforms , Droid

SoC and IP

MemCon 2010 looms (July 28). Huge networking opportunity with big list of attendees…

Memcon 2010 is a little more than two weeks away and although we’ve blogged about…

archive 12 Jul 2010 • 1 min read

SoC and IP

Upgrading Old PCs with SSDs: Where’s the Notion of Balance?

Martin Veitch of the UK’s www.CIO.co.uk online magazine recently wrote a blog that…

archive 9 Jul 2010 • 4 min read

SoC and IP

SSDs in embedded control: cold rolling steel in old European factories, Part 2, now…

Back in May, the Denali Memory Report covered an industrial application for SSDs…

archive 8 Jul 2010 • 1 min read

SoC and IP

Flash Memory Summit looms in August: All things Flash

When we weren’t looking, registration for MemCon zoomed past 500 and it’s still climbing…

archive 8 Jul 2010 • 1 min read

SoC and IP

Virident PCIe SSD delivers 320,000 read IOPS with 24-year service life

Add Virident to the growing list of companies that have introduced SSDs in the form…

archive 7 Jul 2010 • 1 min read

Verification

Why The UVM Is Ready For Production Use Today -- Part 3

This is the final installment of my blog posts based on the three common questions…

tomacadence 7 Jul 2010 • 1 min read
uvm , Verification methodology , OVM , VIP , Accellera VIP TSC

Verification

Duolog Interview At DAC 2010, And The IP Integration Aspect Of EDA360

One virtue of events like DAC is that is provides an open forum for vendors to show…

jvh3 7 Jul 2010 • less than a min read
Cadence Connections , DAC , uvm , IP , IP-XACT , OVM , EDA360 , Duolog

SoC and IP

Specialty semiconductor foundry TowerJazz licenses “Y-Flash” IP to “leading” digital…

TowerJazz, the specialty semiconductor foundry created by the merger of Tower Semiconductor…

archive 6 Jul 2010 • 2 min read

System, PCB, & Package Design 

What's Good About Via DRCs In Allegro Constraint Manager? It's In SPB16.3!

Current design technologies require extremely tight matching requirements right down…

Jerry GenPart 2 Jul 2010 • 1 min read
PCB , PCB Layout and routing , SPB16.3 , Allegro 16.3 , SPB 16.3 , SPB , PCB Editor , Constraint Manager , via , "PCB design" , PCB design , Allegro PCB Editor

SoC and IP

Will Taiwan Innovation Memory Company (TIMC) become Taiwan’s NAND Flash Inc?

The Taiwan Innovation Memory Company (TIMC) was originally formed as the Taiwan Memory…

archive 1 Jul 2010 • 1 min read

Verification

Why The UVM Is Ready For Production Use Today - Part 2

In my last blog post , I talked about the three most common questions I heard at…

tomacadence 1 Jul 2010 • 1 min read
DAC , uvm , OVM , VIP , EDA
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information