• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Learning and Support: Single-Stop Learning Resource for Cadence Low Power Simulation

    SumeetAggarwal
    SumeetAggarwal
    Since 2006, low power design has evolved from simple shut off and isolation to very advanced design techniques. This evolution is still in full force. The CPF language was introduced in 2005, and the UPF language was introduced in 2006. Cadence suppo...
    • 10 Jun 2019
  • Breakfast Bytes: Cadence Cloud Passport Partner Program

    Paul McLellan
    Paul McLellan
    Last year at DAC, Cadence announced Cadence Cloud (see my post Cadence Cloud from that day for details). Since then we have announced CloudBurst (see my post CloudBurst: The Best of Both Worlds for those details), and various other foundry-based...
    • 10 Jun 2019
  • Breakfast Bytes: Sunday Brunch Video for 9th June 2019

    Paul McLellan
    Paul McLellan
    https://youtu.be/T8nSP-oElJM Made at Design Automation Conference (camera Sean) Monday: Spectre X: Same Accuracy, New Speed Tuesday: DAC Monday: Gaming, IoT Security, State of EDA Industry, Mixed-Signal Lunch, Cooley's Troublemakers Wed...
    • 9 Jun 2019
  • SoC and IP: SemiEngineering Article: Why IP Quality Is So Difficult to Determine

    TomWong
    TomWong

    Differentiating good IP from mediocre or bad IP is getting more difficult, in part because it depends upon how and where it is used and in part, because even the best IP may work better in one system than another—even in chips developed by the same vendor.  

    So, how do you measure IP quality and why it is so complicated?

    The answer depends on who is asking. Most of the time, the definition of IP quality depends…

    • 7 Jun 2019
  • PCB、IC封装:设计与仿真分析: 线下专家培训第二站:PCB高效设计入门到进阶——第一期之设计环境准备

    SDA China
    SDA China
    前言 大家好,我是Principal Customer Engagement Engineer郑凤仙,从事PCB设计行业十六年,先后受聘于Mitac、华为两家企业。熟悉PCB全流程设计,拥有丰富的PCB设计经验:在PCB设计工作中,做到了“零”设计事故。设计产品包括电脑主板、服务器、路由器等,擅长于PCB精细化设计及质量管控。 PCB设计工作需要具备很强的沟通能力,需要熟悉电路设计、工艺流程、结构设计等领域的基础知识,是一项综合性极高的工作。这几年的工作留给我的感受一直是...
    • 7 Jun 2019
  • Academic Network: Carnegie Mellon University – Real World Engineering Program

    Anton Klotz
    Anton Klotz
    Cadence San Jose was happy to host a group of undergraduate students from Carnegie Mellon University. Through the Real World Engineering program, students from CMU get the opportunity to visit different companies in Silicon Valley, Pittsbur...
    • 7 Jun 2019
  • Analog/Custom Design: Virtuoso Video Diary: Can I Put Sticky Notes on Nets When Resolving EM Violations?

    NamrataM
    NamrataM
    Do you know the Virtuoso Electrically Aware Design flow provides a sticky notes-kind of feature called point-to-point info balloons. These info balloons provide critical information that you would find handy while working with critical nets to resolve EM violations. Read more...
    • 7 Jun 2019
  • Breakfast Bytes: 1984 Was Published 70 Years Ago

    Paul McLellan
    Paul McLellan
    If you work in any aspect of tech, one book that you have to have read is George Orwell's 1984. Aspects of the impact of technology on life are always being compared to things in the book. For example, Big Brother watches everyone through TV scre...
    • 7 Jun 2019
  • Academic Network: Cadence Academic Network Expands to Kazakhstan

    Anton Klotz
    Anton Klotz
    Dear reader, may I ask you, what do you know about Kazakhstan? Do you know that Kazakhstan is the 9th largest country on earth? I It is nearly four times the size of Texas. Do you know that it is between China and the European part of Russia? Kazakhs...
    • 6 Jun 2019
  • Breakfast Bytes: DAC Wednesday: Verification Lunch, Books, and Bagpipes

    Paul McLellan
    Paul McLellan
    For my coverage of the first two days of DAC, see my posts DAC Monday: Gaming, IoT Security, State of EDA Industry, Mixed-Signal Lunch, Cooley's Troublemakers, and DAC Tuesday: Thomas Dolby, the View from Wall Street, AI Lunch, Denali. Verifica...
    • 6 Jun 2019
  • Breakfast Bytes: DAC Tuesday: Thomas Dolby, the View from Wall Street, AI Lunch, Denali

    Paul McLellan
    Paul McLellan
    It was the second day of DAC yesterday. If you were here, you probably saw some of these main events. If not, then read on. I'll tell you what you missed. Thomas Dolby The keynote was Thomas Dolby, probably most famous for his single "She Blinded Me ...
    • 5 Jun 2019
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Deep Dive on Simultaneous Localization and Mapping (SLAM) – Part 2

    References4U
    References4U

    In this week’s Whiteboard Wednesdays video, Amol Borkar continues his discussion on SLAM including the benefits and weaknesses of different implementations and how the Vision Q7 DSP gives you the best performance, power, and capability of handling heavy compute workloads. Must watch!

    www.youtube.com/watch

    • 4 Jun 2019
  • System, PCB, & Package Design : IC Packagers: The (Copper) Pillars of Modern Design

    Tyler
    Tyler
    Wire bonding has been around forever. Flip-chip mounting? That’s been around for a long time as well. Every new generation of packages brings with it new technologies, challenges, and options. Copper pillars have been around for a fair time as ...
    • 4 Jun 2019
  • System, PCB, & Package Design : BoardSurfers: Easier Design Work Through Colors, Patterns, and Visibility

    Tyler
    Tyler

    BoardSurfers: Cadence Allegro BlogPCB and IC Package substrates these days are complex. Multiple layers, hundreds to thousands of components and pins, degassed and cross-hatched shapes, routing, and everything in between can make the visual depiction of your layout imposing, to put it mildly.

    How, then, do you reclaim control? Focus on exactly what you need to see and when you need to see it? Are there ways to simplify determining whether the via you…

    • 4 Jun 2019
  • Breakfast Bytes: DAC Monday: Gaming, IoT Security, State of EDA Industry, Mixed-Signal Lunch, Cooley's Troublemakers

    Paul McLellan
    Paul McLellan
    The Design Automation Conference is in Las Vegas this year. If you are here and want my recommendations, then see my post Top 10 Reasons to Go to DAC. If you are not here, and want to know some of what you missed, then this post covers a lot of what ...
    • 4 Jun 2019
  • Academic Network: How to Show You’re a Verification Engineer?

    Anton Klotz
    Anton Klotz
    There is always a need for verification engineers in the microelectronics industry. The costs of verification have long ago surpassed the costs of implementation, but still the focus in academia is on implementation and not too many universities offe...
    • 3 Jun 2019
  • System, PCB, & Package Design : IC Packagers: Dealing with Large Forms in Low Resolution Screens

    Monika
    Monika
    Our packages and boards are becoming complex and so are the design tasks we perform and the tools that we use. Although ease of use is the mantra for all our UIs, sometimes a form ends up having too many elements to address the ever-increasing requir...
    • 3 Jun 2019
  • Digital Design: Need Help with Liberate Commands and Parameters?

    Jommy
    Jommy

    Alexa, what is square root of 12547858?

    Within some nanoseconds, Alexa gives you the answer to it. That's how convenient technology has made things for us! How cool would it be if Alexa could get some help with the usage of parameters or commands while scripting?

    Well, we don't have Alexa to your rescue yet, but do have a cool help functionality that could save you time and effort of pulling out a reference manual…

    • 3 Jun 2019
  • Breakfast Bytes: Spectre X: Same Accuracy, New Speed

    Paul McLellan
    Paul McLellan
    This morning at DAC, Cadence announced the Spectre X Simulator, the latest version of its circuit simulation product. The short value proposition is up to 10X speed improvement, up to 5X capacity improvement, the same golden accuracy. So the same res...
    • 3 Jun 2019
  • Breakfast Bytes: Sunday Brunch Video for 2nd June 2019

    Paul McLellan
    Paul McLellan
    https://youtu.be/T2VZUEW1ucc Made at Protium Hardware Lab (camera Sean) Monday: Memorial Day Tuesday: Protium X1: FPGA Prototyping for the Enterprise Wednesday: Verific, 20 Years Terrific Thursday: Embedded Vision: Seeing Round Corners, and...
    • 2 Jun 2019
  • PCB、IC封装:设计与仿真分析: SI工程师如何分析多千兆位串行链路、内存及接口

    Sigrity
    Sigrity
    作者:Ken Willis 早在2007年,Cadence推动了对IBIS标准的扩展,即算法模型接口(AMI),可以模拟多千兆位串行链路接口。这与通道(与传统电路相对)仿真密切相关,可以模拟大量位比特流量仿真。当时的数据速率通常在2.5到5Gbps的范围内——即现在DDR4和DDR5的速率范围。 有几件事情推动了对串行链路中通道仿真和AMI的最初需求。一个是在特定误码率(BER)下分析眼图与眼图模板(即波形禁止区域)的要求。根据经验模拟确定误码率是不切实际的(模拟1e16...
    • 31 May 2019
  • Life at Cadence: Appreciating Our Employees

    Mihaylov
    Mihaylov
    Recognizing the Outstanding Effort that Makes Cadence Successful Cadence hires the best and brightest in our industry to help us elevate the team and solve technology’s toughest challenges for our customers. Our employees make a global impact a...
    • 31 May 2019
  • Breakfast Bytes: ESD Alliance CEO Outlook: The Leading Edge, Chiplets, Design Costs, Security, and More

    Paul McLellan
    Paul McLellan
    The ESD Alliance (and, before that, its forerunner EDAC) runs a CEO Outlook panel one evening every spring. Originally, it was focused on the CEOs of the big EDA companies giving an outlook, but since one of them was always in its quiet period, and t...
    • 31 May 2019
  • Verification: Got IP Security Questions? This Luncheon at DAC Has Answers

    XTeam
    XTeam

     If you’ve got security on the mind—and in this day and age, who doesn’t?—and you’re planning to attend DAC, be sure to stop by the Accellera-sponsored Luncheon Focusing on IP Security Assurance Issues Led by Panel of Industry Experts. There, you’ll hear a short update on what Accellera’s been up to by Accellera Chair Lu Dai, and then the experts will jump right into a panel discussion covering all sorts of IP security…

    • 30 May 2019
  • Breakfast Bytes: Embedded Vision: Seeing Round Corners, and Reasoning on Microcontrollers

    Paul McLellan
    Paul McLellan
    May is a month that seems to have many things associated with it. "Sell in May and go away," people who work in the financial sector will tell you. Or "I thought that spring must last forevermore; For I was young and loved, and it was ...
    • 30 May 2019
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information