Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

System, PCB, & Package Design 

IC Packagers: A New Option in Bond Finger Solder Mask Openings

If you design wire bond packages, you’re familiar with the need for the bond fingers…

• 4 min read
Allegro Package Designer

Breakfast Bytes

The Dynamic Duo

In the DC Comics world, the "Dynamic Duo" are Batman and Robin. In the Cadence product…

• 5 min read
dynamic duo , protium x , palladium z1 , Protium , Palladium , Emulation , FPGA prototyping

Digital Design

Innovus Implementation System: What Is Stylus UI?

Hi Everyone, Many of you would have heard about the Cadence Stylus Common UI and…

• less than a min read

Analog/Custom Design

Virtuoso Meets Maxwell: What About My Die That Has No Bumps, Only Pad Shapes? How…

If you have one of those Die layouts, which doesn’t have bumps, but rather uses pad…

• 6 min read
ICADVM18.1 , die export , VRF , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF Solution , Virtuoso RF , Package Design in Virtuoso , die , System Design Environment , shape-based die , RF design , shape , Custom IC , VMM

Breakfast Bytes

From Castles and Moats to Zero-Trust Networking

The way that we handle enterprise security has changed dramatically. In the days…

• 5 min read
security , zero trust networking , single sign-on

定制IC芯片设计

Virtuoso视频日记：“Training bytes”助推知识传播—第1部分

本文将以简短的方式介绍 Cadence Education Services网站，让您了解其已上线的一些在线培训课程以及Virtuoso产品特定功能相关的文章。

• 1 min read
Chinese blog , training bytes , Virtuoso , Virtuoso Video Diary , Virtuoso Layout

Breakfast Bytes

Sunday Brunch Video for 5th April 2020

www.youtube.com/watch Made in my living room (camera Carey Guo) Monday: RSA: Emerging…

• less than a min read
sunday brunch

Breakfast Bytes

Getting to Hyperscale Data Centers: PCs to Clouds

This post is a continuation of yesterday's post, Getting to Hyperscale Data Centers…

• 8 min read
PC , server , cloud , cadence cloud

Breakfast Bytes

Getting to Hyperscale Data Centers: Mainframes to Minicomputers

Over the years, the way computing has been delivered has gone through a number of…

• 8 min read
minicomputer , mainframe , IBM

System, PCB, & Package Design 

BoardSurfers: Allegro In-Design IR Drop Analysis: Essential for Optimal Power Delivery…

All PCB designers know the importance of proper power delivery for successful board…

• 1 min read
PCB PI , PCB design , power

Breakfast Bytes

The Integrand Story

Recently, Cadence acquired Integrand Software. I wrote a post about it, Designing…

• 8 min read
RF , integrand , radio

定制IC芯片设计

Virtuosity：2019年Virtuoso Place and Route的博客之旅

为了支持Virtuoso 布局和布线的各种新功能和增强功能，我们的技术专家和作家合作在 2019 年发布了一些内容丰富的博客。此博客是对Virtuoso Placement…

• 2 min read
Chinese blog , Modgen On Canvas , structured routing , ICADVM18.1 , Virtuoso Space-based Router , EXL , mesh routing , MODGEN , Automated Device-Level Placement and Routing , Virtuoso Placer , Layout EXL , trunk-to-trunk mesh , Auto P&R , Mixed-Signal , Tree Route , Layout Suite , trunk creation , Generate Trunk , Finish Trunk , EM Trunk Optimization , Custom IC Design , Virtuoso Layout Suite , Custom IC

Life at Cadence

Cadence Celebrates Women's History Month!

Women’s History Month recognizes the contributions of women to our history and society…

• 8 min read
Insights on Culture , inclusion , Culture , women , Women's History Month , diversity

System, PCB, & Package Design 

IC Packagers: Don’t Get Stranded on Islands, Delete Them!

No, this isn’t a Hollywood movie. We’re talking about pieces of plane shapes with…

• 4 min read
Allegro Package Designer , Allegro PCB Editor

Digital Design

Are You Stuck While Synthesizing Your Design Due to Low-Power Issues? We Have the…

Optimizing power can be a very convoluted and crucial process. To make design chips…

• 1 min read
Low Power , Logic Design

Breakfast Bytes

Linley Spring Processor Conference—In Your Own Living Room

The annual Linley Spring Processor Conference is coming up next week. It was planned…

• 4 min read
deep learning , linley processor conference , linley group , neural networks , AI

Breakfast Bytes

RSA: Emerging Threats, Ransomware, and IoT

I attended the recent RSA Conference in San Francisco. I wrote a post about some…

• 4 min read
security , ransomware , rsa conference , rsa , IoT

System, PCB, & Package Design 

BoardSurfers: Footprints for Silicon - Two Steps to Creating PCB Footprints

Longfellow's metaphorical footprints on the sands of time is more profound and eternal…

• 3 min read
Allegro PCB Editor

Breakfast Bytes

The Mythical Man-Month

This is a continuation of yesterday's post Fred Brooks "It Is a Humbling Experience…

• 5 min read
fred brooks , mythical man-month
CDNS - Fix Layout Hompage