Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Accelerating System Design with Real-Time Simulation, Powered by AI Physics

Rising demand for AI infrastructure is driving faster innovation and smarter use…

Corporate
• 4 min read
CFD , featured , NVIDIA , accelerated compute , millennium

Analog/Custom Design

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Data Center

Innovation in Data Center Design and Operations: Highlights from Thésée Event

The Thésée event brought together key partners like France Télévisions, Thésée, Cadence…

Veena Parthan
• 5 min read
featured , Thésée Event , data center , Cadence Reality Digital Twin Platform

Corporate News

Don’t Miss the 2025 North America Open Meeting!

Join Visionaries, Discover Breakthrough Tech, and Power Your Next Big Idea Are you…

Corporate
• 1 min read
featured , innovation , Beta CAE , event , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Agile Development of Custom Hardware

It was back in 2016 that I first heard about RISC-V, and the Raven implementation…

• 5 min read
bag , chisel , agile software development , waterfall , raven , agile hardware development , UC Berkeley , Agile

Breakfast Bytes

Compromising a Fortune 500 Company...Without Hacking a Thing

Rachel Tobac and Joe Gray opened their talk at RSA by highlighting how important…

• 6 min read
security , rsa conference , rsa , social engineering

System, PCB, & Package Design 

Power-Aware SI DDR4 Simulation: You Have a Choice!

Simultaneous switching noise (SSN) caused by simultaneous switching outputs (SSO…

• 4 min read
Speed2000 , DDR4 , FDTD , power-aware , SystemSI , SSN

Breakfast Bytes

CDNLive EMEA, Driving to the Future

This week it has been the 13th European CDNLive, held in Unertschleißheim in the…

• 7 min read
Automotive , legato , CDNLive , CDNLive EMEA , AI

System, PCB, & Package Design 

Make Reliable Designs That Won’t Fail In The Real World!

Heard about the ongoing recalls in the Automotive and Cellphone industry? Let's address…

• less than a min read
RF , OrCAD Capture , PSPICE , PCB design , simulation

Breakfast Bytes

Digital Marketing in EDA...with No Hands on the Wheel

Years (decades) ago, Robert Townsend, the CEO of Avis, faced a problem. Hertz was…

• 5 min read
google , YouTube , digital marketing , Twitter , adwords , onespin , esd alliance

Whiteboard Wednesdays

Whiteboard Wednesday - Introducing the DFI 5.0 Interface Standard

In this week’s Whiteboard Wednesday, John MacLaren, chairman of the DDR PHY Interface…

• less than a min read
DDR Controller , Whiteboard Wednesdays , DDR PHY

Breakfast Bytes

Legato: Smooth Reliability for Automobiles

In his keynote at ICCAD in 2014, Bosch's VP engineering Peter van Staa said that…

• 4 min read
legato , CDNLive , CDNLive EMEA , reliability

Breakfast Bytes

What's For Breakfast? Video Preview May 14th to 18th 2018

https://youtu.be/T4Pu_l6upso Coming from Englischergarten Munich (camera Andy…

• less than a min read
bag , CDNLive , efpga , chisel , CDNLive EMEA , TSMC , TSMC Technology Symposium , FPGA

Breakfast Bytes

TSMC's Fab Plans, and More

The TSMC Technology Symposium took place recently. I grouped all the process and…

• 5 min read
gigafab , TSMC , TSMC Technology Symposium

Breakfast Bytes

TSMC Technology Symposium 2018

This week it was the TSMC Technology Symposium in Silicon Valley. Dave Keller, president…

• 9 min read
n5 , TSMC , TSMC Technology Symposium , n7+ , n7 , 5nm , 7nm

Verification

Leading the Charge: Cadence Announces New Verification IP for UFS 3.0, CoaxPress…

Today, Cadence announced three new VIPs, two of which are industry-firsts! Cadence…

• 1 min read
hyperRAM , Functional Verification , coaxpress , UFS , press release

Breakfast Bytes

What's For Breakfast? Video Preview May 7th to 11th 2018

https://youtu.be/OJRKUHltc1c Coming from Teske's Germania (camera Sean) Monday…

• less than a min read
CDNLive EMEA , TSMC , TSMC Technology Symposium , digital marketing , social engineering , esd alliance

Breakfast Bytes

The San Jose Tech Museum

Last summer, I did a series of posts about technology museums. If you missed them…

• 6 min read
security , san jose , the tech , body worlds

Breakfast Bytes

DDR5 IP Test Chip Operates with Micron Prototype DRAM at 4400 MT/s

The DDR5 standard has not been finalized by JEDEC, and they are very strict about…

• 4 min read
ddr5 , DDR4 , TSMC , DRAM , DDR , 7nm

Whiteboard Wednesdays

Whiteboard Wednesdays - Tensilica DSPs, Sensors, and Neural Networks

In this week’s Whiteboard Wednesdays video, the last in a three-part series, Robert…

• less than a min read
Automotive , Whiteboard Wednesdays , sensor fusion , lidar , radar , camera , ADAS

Verification

How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary…

We’re thrilled to have announced our prototype 7nm DDR5 IP silicon based on a preliminary…

• 2 min read
DDR Controller , Verification IP , ddr5 , DDR4 , TSMC Tech Symposium , TSMC , DDR , DDR PHY

Breakfast Bytes

WoW! TSMC Sticks Whole Wafers Together

Today it is the TSMC Technology Symposium. As always, Cadence is making several announcements…

• 5 min read
wow , 3DIC , TSMC , TSMC Technology Symposium

Analog/Custom Design

Virtuosity: Preventing Redundant Simulations

I'm sure we all might have come across this situation - Not being sure if something…

• 3 min read
Virtuoso Analog Design Environment , Custom IC Design , Assembler , ADE Assembler
CDNS - Fix Layout Hompage