• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
Cadence Japan 15 Dec 2025 • less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
Corporate 11 Dec 2025 • 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP(Verification IP:VIP)を発表しました。今回発表されたVIPは…

Cadence Japan
Cadence Japan 4 Dec 2025 • less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
Cadence Japan 1 Dec 2025 • 2 min read
featured , japanese blog
cdns - all_blogs_categories

  • All 6181
  • Corporate News 219
  • Life at Cadence 202
  • Academic Network 167
  • Analog/Custom Design 779
  • Artificial Intelligence 24
  • Cloud 21
  • Computational Fluid Dynamics 367
  • Data Center 41
  • Digital Design 437
  • Learning and Support 56
  • RF Engineering 114
  • SoC and IP 419
  • System, PCB, & Package Design  999
  • Verification 1300
  • Cadence Japan 8

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 192
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 91
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

The India Circuit

CDNLive India Keynote: Qualcomm On 5G And More

CDNLive India concluded last Friday and what an event it was! With 87 paper presentations…

Madhavi Rao 13 Sep 2017 • 4 min read
5G , artificial intelligence , CDNLive India , CDNLive , IoT , machine learning , Qualcomm , mobile , 7nm

Breakfast Bytes

New Cadence Support of TSMC 7nm, 7nm+, and 12FFC

A quick guide to TSMC processes. There is a 10nm process but very little development…

Paul McLellan 13 Sep 2017 • 4 min read
OIP , 7nm+ , 12FFC , TSMC , DDR , 7nm , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays - Benchmarking Deep Learning Platforms: The Results

In this week's Whiteboard Wednesdays video, Mengjun Leng follows up on last week…

References4U 12 Sep 2017 • less than a min read
Whiteboard Wednesdays , deep learning

SoC and IP

Cadence IP Is Great for Automotive

If you’re designing chips for in-vehicle infotainment, in-cabin electronics, vision…

PaulaJones 12 Sep 2017 • less than a min read
USB 3.0 , Design IP , DDR4 , LPDDR4 , PCI Express 3.0 , LPDDR , IP blocks , PCIe Gen4 , MIPI , DisplayPort , Automotive Ethernet , USB , memory IP , Ethernet , PCIe , 16nm , PCIe Gen3 , imaging , Ethernet PHYs , PCI

Verification

How to Get to a Trillion Devices in the Internet of Things in 2035

Next month at Arm TechCon, one of the key discussion topics with be the internet…

fschirrmeister 12 Sep 2017 • 4 min read
prototyping , cadence , palladium z1 , IoT , Socrates , Emulation , Internet of Things , ARM , protium s1 , verification

Analog/Custom Design

Virtuosity: Driving Along a Longer Route May Take You Home Sooner!

On my way back home every day, I need to make a decision — should I drive less, or…

Rishu Misri Jaggi 12 Sep 2017 • 4 min read
library manager , Virtuoso , Virtuosity , physConfig , CPH , copy library , Custom IC

Breakfast Bytes

Automotive IP Family for TSMC 16FFC

At the semiconductor level, automotive poses huge challenges due to an experience…

Paul McLellan 12 Sep 2017 • 3 min read
OIP , tsmc 9000A , TSMC , renasas , Ethernet , PCIe , semiconductor IP , DDR , Breakfast Bytes

Digital Design

Why Pegasus Is the Biggest Breakthrough in SoC Physical Verification in 20 Years…

These days, DRC rule deck availability for the market tools is not a major issue…

Manoj Chacko 11 Sep 2017 • 3 min read
Physical verification , massively scalable , pegasus , DRC , Cloud ready

Breakfast Bytes

Xilinx/Arm/Cadence/TSMC Announce World's First 7nm CCIX Silicon Demonstrator; and…

"It takes a village to raise a child," as the African proverb says. It seems to take…

Paul McLellan 11 Sep 2017 • 3 min read
ARM Techcon , cadence , ccix , TSMC , accelerator , xilinx , 7nm , Breakfast Bytes , FPGA

Breakfast Bytes

CDNLive Boston Keynotes

There were three keynotes to kick off CDNLive Boston. Tom Beckley gave the Cadence…

Paul McLellan 8 Sep 2017 • 8 min read
Automotive , Tom Beckley , Protium , Palladium , silicon photonics , ADAS , Medtronic , Breakfast Bytes

Breakfast Bytes

Neural Engineering System Design

At HOTCHIPS 2017, we had a special break so we could watch the eclipse. Of course…

Paul McLellan 7 Sep 2017 • 4 min read
brain encoding , neuron , hotchips , Breakfast Bytes , cortical modem

Analog/Custom Design

Virtuosity: Saving, Loading and Sharing ADE Annotation Settings

The whole ADE annotation flow was overhauled way back in IC6.1.6 but at that time…

Arja H 7 Sep 2017 • 4 min read
ADE Explorer , Annotation Settings , ADE Annotations , ADE , Analog Design Environment , Schematic Editor , Virtuosity , Schematic , ADE Assembler , annotation setup

Breakfast Bytes

What's For Breakfast? Video Preview September 11th to 15th 2017

https://youtu.be/ljGLKZ0gz8c Coming from Singapore Botanic Garden (camera Page…

Paul McLellan 6 Sep 2017 • less than a min read
OIP , ccix , TSMC

Breakfast Bytes

Quantus FS Field Solver for the FinFET Era

For any parasitic extraction tool, there is always a tradeoff between performance…

Paul McLellan 6 Sep 2017 • 4 min read
Extraction , netlist , field solver , quantus fs , Breakfast Bytes , foundry

Verification

How To Create L3 Cache Command Overflow Stress Test in Less Than 2 Days

One category of difficult SoC tests to create are stress tests, to validate the limits…

Steve Brown 5 Sep 2017 • 4 min read
SoC verification , perspec system verifier , Accellera , pss , portable stimulus

Whiteboard Wednesdays

Whiteboard Wednesdays - Benchmarking Deep Learning Platforms

In this week's Whiteboard Wednesdays episode, Mengjun Leng investigates different…

References4U 5 Sep 2017 • less than a min read
Whiteboard Wednesdays , deep learning

Breakfast Bytes

Naveed Sherwani Takes the Reins at SiFive

A couple of weeks ago, I talked to Naveed Sherwani, the new CEO of SiFive. For more…

Paul McLellan 5 Sep 2017 • 5 min read
ASIC , risc-v , naveed sherwani , Breakfast Bytes , sifive

Analog/Custom Design

Virtuoso Video Diary: What Are Parametric Sets?

Over the past few IC6.1.7 and ICADV12.3 ISR releases, a lot of new and useful features…

Ashu V 4 Sep 2017 • 4 min read
Analog Design Environment , ADE Explorer , Explorer , analog , ADE , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , Virtuoso Video Diary , Circuit Design , mixed signal , Custom IC Design , Assembler , custom design technology , ADE Assembler , Cusstom IC Design

Breakfast Bytes

Four Early Computers, 3 and 4

This is a continuation of Four Early Computers: 1 and 2 . The story opens as our…

Paul McLellan 1 Sep 2017 • 7 min read
ibm 1130 , ibm 370 , computer history museum , icl , ibm 360 , vax 11/780 , Breakfast Bytes , data general nova
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information