Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Thermal Analysis of Protium X1

There's a phrase in software development "eat your own dogfood". In fact, there's…

• 4 min read
celsius , Protium , FPGA prototyping , thermal

Analog/Custom Design

Virtuoso IC6.1.8 ISR13 and ICADVM18.1 ISR13 Now Available

The IC6.1.8 ISR13 and ICADVM18.1 ISR13 production releases are now available for…

• 3 min read
Cadence blogs , ICADVM18.1 , ADE Explorer , EM Solver , Virtuoso Layout EXL , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso , IC Release Blog , Custom IC Design , Virtuoso Layout Suite , Custom IC , ADE Verifier , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

System, PCB, & Package Design 

IC Packagers: Designing a Package from the Flip-Chip’s Perspective

Most package substrates are designed as they will be placed onto the host PCB if…

• 6 min read
Allegro X Advanced Package Designer

Breakfast Bytes

Climbing Annapurna to the Clouds

One of the keynotes at last week's CadenceLIVE Americas 2020 was by Nafea Bshara…

• 4 min read
nitro , EDA , cloud , annapurna , aws , cadence cloud , gravitron

カスタムIC／ミックスシグナル

Virtuosity: 古いADEのstateやviewをADE ExplorerまたはADE Assemblerで開く

Virtuoso ® ADE L stateやVirtuoso ® ADE XL viewを開くとき、デフォルトのアプリケーションが、以前の古いADE LまたはXLにセットされていることが面倒だと感じた事はありませんか…

• less than a min read
Explorer , ADE Migration , ADE , Virtuoso Analog Design Environment , Virtuosity , IC6.1.7 , japanese blog , Custom IC Design , Assembler

Breakfast Bytes

Alberto's Keynote: Cadence and Academia

On the last day of CadenceLIVE 2020, there was a keynote by Alberto Sangiovanni-Vincentelli…

• 4 min read
Berkeley , Alberto Sangiovanni-Vincentelli

定制IC芯片设计

Virtuoso Meets Maxwell: Bumps, Bumps……如何找到Bumps？

Bumps对Virtuoso MultiTech Framework解决方案来说至关重要, 它提供了堆叠芯片，中介层，封装和电路板两两间的连接。 Bump的位置…

• less than a min read
Chinese blog , ICADVM18.1 , Edit-in-Concert , Co-Design , Virtuoso Meets Maxwell , Virtuoso RF , Layout EXL , stacked devices , stacked solution , bumps

Breakfast Bytes

Sunday Brunch Video for 16th August 2020

https://youtu.be/7W55PNo-SoI Made in "CadenceLIVE Lounge" (camera me) Monday: 120th…

• less than a min read
sunday brunch

Analog/Custom Design

Start Your Engines: Pointers to Speed Up a Slow Mixed-Signal Simulation

There may be times when the mixed-signal verification engineers observe a slow analog…

• 2 min read
mixed signal design , mixed-signal methodology , AMS Designer , analog behavioral models , mixed signal , wreal , real number models , SPICE , AMS Verification , vams , mixed-signal verification

Breakfast Bytes

CadenceLIVE 2020: As It Happened

CadenceLIVE 2020 Americas took place virtually earlier this week, spread across Tuesday…

• 4 min read
Facebook , Lip-Bu Tan , annapurna , aws , datacenter

Analog/Custom Design

Virtuosity: In the Line of Veri-Fire - Episode 4

Want to know what's new in this episode of Veri-Fire? Check it out!

• 6 min read
verifier , Analog Design Environment , Cadence blogs , ICADVM18.1 , custom/analog , Analog Coverage , Rapid Adoption Kit , Analog Simulation , analog , ADE , analog verification , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , cadenceblogs , FAQ , implementations , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , Verifier new feature , custom design technology , ADE Assembler , verification

Breakfast Bytes

Computational Logistics

General Omar Bradley famously said: “Amateurs talk strategy. Professionals talk logistics…

• 3 min read
computational logistics , computational software , verification

Academic Network

Custom IC, Analog, and RF Design Training Deep Dive: Part 3

Welcome to part 3 of the Custom IC, Analog, and RF Design Online Training deep dive…

• 4 min read
Europractice , Cadence Academic Network , CMC Microsystems , Virtuoso , online training , SKILL , university program

Breakfast Bytes

Xcelium ML: Black-Belt Verification Engineer in a Tool

What if I told you I knew someone who could improve your regression efficiency: make…

• 4 min read
deep learning , xcelium ml , machine learning , DVcon , xcelium , simulation

Analog/Custom Design

Virtuoso Meets Maxwell: Magic! – Dynamic Voiding in Virtuoso RF Solution

While SiP Layout Option is – and continues to be – one of the most complete solutions…

• 7 min read
ICADVM18.1 , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Dynamic Shapes , Dynamic Voiding , Custom IC Design

System, PCB, & Package Design 

BoardSurfers: Allegro In-Design Crosstalk Analysis: Signal Integrity Simulations…

Crosstalk is the transfer of unwanted signals from an “aggressor” net to a “victim…

• 2 min read
PCB design and layout , PCB Signal integrity , Allegro PCB Editor , Allegro

System, PCB, & Package Design 

IC Packagers: Make Acute Angles a Sharp Problem of the Past

Sharp angles, whether they create a spike in a poured shape or form an acid trap…

• 5 min read
Allegro Package Designer , 17.4-2019

Breakfast Bytes

Cadence Executives on Computational Software

CadenceLIVE starts today, Tuesday, August 11, and runs through Thursday. One thing…

• 3 min read
computational software , cadencelive

カスタムIC／ミックスシグナル

Virtuosity: Multi-Technology Simulation (MTS)の実行方法は？

マルチ・テクノロジ・シミュレーション(Multi-Technology Simulation; MTS)を Virtuoso® ADE Explorer と Virtuoso…

• less than a min read
Explorer , Rapid Adoption Kit , Virtuoso , Spectre , ADE-XL , Virtuosity , japanese blog , Custom IC Design , Assembler , ADE Assembler
CDNS - Fix Layout Hompage