• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
Cadence Japan 15 Dec 2025 • less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
Corporate 11 Dec 2025 • 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP(Verification IP:VIP)を発表しました。今回発表されたVIPは…

Cadence Japan
Cadence Japan 4 Dec 2025 • less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
Cadence Japan 1 Dec 2025 • 2 min read
featured , japanese blog
cdns - all_blogs_categories

  • All 6182
  • Corporate News 220
  • Life at Cadence 202
  • Academic Network 167
  • Analog/Custom Design 779
  • Artificial Intelligence 24
  • Cloud 21
  • Computational Fluid Dynamics 367
  • Data Center 41
  • Digital Design 437
  • Learning and Support 56
  • RF Engineering 114
  • SoC and IP 419
  • System, PCB, & Package Design  999
  • Verification 1300
  • Cadence Japan 8

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 192
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 91
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

ESD Alliance Panel on Energy Policy for the IoT Era

BREAKING NEWS: I just received an email that the panel I wrote about here has been…

Paul McLellan 13 Mar 2017 • 4 min read
california energy commission , energy policy , ESDA , IoT , Internet of Things , san jose city hall , cec , esd alliance

Verification

Static Members in e

How do you define elegant or clean code? Usually, you know it when you see it; defining…

teamspecman 12 Mar 2017 • 9 min read
Specman , Incisive , e language , static , xcelium , verification

Breakfast Bytes

Reliability in Monterey: a Preview of IRPS

The major conference on semiconductor reliability is the International Reliability…

Paul McLellan 10 Mar 2017 • 4 min read
international reliability and physics symposium , Intel , IBM , Monterey , irps , NASA , reliability

Breakfast Bytes

GF Silicon Photonics: Fiber Attach Is the Secret Sauce

A lot of constraints in datacenters are fixed even though others are increasing.…

Paul McLellan 9 Mar 2017 • 5 min read
fiber attach , linley group , linley cloud hardware conference , silicon photonics , GlobalFoundries

Analog/Custom Design

Virtuoso Video Diary: Noise Simulation in Spectre RF Using Improved Pnoise/Hbnoise…

Did you check out the new Pnoise and Hbnoise Choosing Analyses forms in the MMSIM…

KamalKishore 8 Mar 2017 • 4 min read
Spectre RF , noise simulation , Virtuoso , Virtuoso Video Diary

Breakfast Bytes

MWC: The Future of Mobile: Part 2

This is the second of a two part post about the future of mobile, long-term dreams…

Paul McLellan 8 Mar 2017 • 9 min read
softbank , veon , at&t , gsma , Mobile World Congress , ARM

SoC and IP

Memory Trends for Automotive Markets

Remember automobiles from a few years ago? They were pretty simple machines with…

Priyab 8 Mar 2017 • 4 min read
Design IP , IP , Memory , LPDDR4 , LPDDR , DIP , memory IP , Design IP and Verification IP , memories

Whiteboard Wednesdays

Whiteboard Wednesdays - Eliminate the Memory Bottleneck with Universal Flash Sto…

In this week's Whiteboard Wednesdays video, Ofir Michaeli discusses Universal Flash…

References4U 7 Mar 2017 • less than a min read
Whiteboard Wednesdays , UFS

Breakfast Bytes

What's For Breakfast? Video Preview March 13th to 17th 2017

https://youtu.be/ZhpHKzcdVK8 Coming from San Jose City Hall Monday: ESD…

Paul McLellan 7 Mar 2017 • less than a min read
energy policy , linley group , IoT , DRC , Mobile World Congress , TSMC , linley cloud hardware conference , TSMC Technology Symposium , MWC , Internet of Things , design rule checking , optical networking , esd alliance , networking

Breakfast Bytes

MWC: The Future of Mobile: Part 1

There were two sessions that MWC calls "keynotes", but are actually groups of several…

Paul McLellan 7 Mar 2017 • 8 min read
softbank , veon , at&t , gsma , Mobile World Congress , ARM

Breakfast Bytes

MWC: Everything is Mobile Now

Every year, Mobile World Congress (MWC) takes place in Barcelona, Spain. Historically…

Paul McLellan 6 Mar 2017 • 10 min read
Mobile World Congress , un sdg , sustainable development goals , nokia , MWC , netflix , mobile , mdg , strive masiyawa , millennium development goals , africa

Verification

Specman in Xcelium

Just recently Cadence announced the new superb simulator, Xcelium . Just as Specman…

teamspecman 6 Mar 2017 • 5 min read
IEEE 1647 , funtional verification , Specman , Functional Verification , e , e language , Funcional Verification , specman elite , Incisive Enterprise Simulator (IES) , IES , verification , IES-XL

Verification

Portable Stimulus Shines at DVCon

For me, this week was almost entirely consumed with the Design and Verification Conference…

tomacadence 4 Mar 2017 • 4 min read
uvm , prototyping , pswg , Acceleration , Functional Verification , Perspec , System Design and Verification , Palladium , SoC , Emulation , Simulation acceleration , DVcon , Accellera , metric-driven verification , Hardware/software co-verification , portable stimulus , simulation , verification

Breakfast Bytes

Intel's Investor Conference: Now Leading with Datacenter

Intel had its investor day recently. I'm not going to talk about Intel as an investment…

Paul McLellan 3 Mar 2017 • 7 min read

System, PCB, & Package Design 

Why is Power Integrity Hot (or is it Cool)?

When designing next-generation products, the common theme is "faster, smaller, cheaper…

Sigrity 2 Mar 2017 • 2 min read
Power Integrity , electrical-thermal co-simulation , Sigrity , thermal

Breakfast Bytes

Do You Know What Stingray Is?

If you are my age and grew up in Britain, then Stingray was one of the fore-runners…

Paul McLellan 2 Mar 2017 • 4 min read
imsi catcher , law enforcement , mobile , stingray

Breakfast Bytes

Litho Physical Analyzer PLUS

Next week it is the SPIE Advanced Lithography Conference (and DVCon, and MWC in Barcelona…

Paul McLellan 1 Mar 2017 • 3 min read
asml , imec , Virtuoso , Innovus , LPA , lpa plus

Whiteboard Wednesdays

Whiteboard Wednesdays - Simplifying SoC Verification with Interconnect Workbench

In this week’s Whiteboard Wednesdays video, Shin Chan Kang explains how the Cadence…

References4U 28 Feb 2017 • less than a min read
Verification IP , Interconnect Workbench , uvm , Whiteboard Wednesdays , VIP , SoC , Shin Chan Kang

Digital Design

Making Hardware Design Great Again in 2017 - Part Deux

In part one of this series, we talked about the role of the hardware designer , specifically…

dpursley 28 Feb 2017 • 5 min read
High-Level Synthesis , digital implementation , Digital Implementation , HLS
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information