Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Corporate News

Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology

Delivering the next wave of chiplet innovation, Cadence has successfully taped out…

Corporate
• 2 min read
news story , ucie , featured , chiplets , TSMC N3P

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

SoC and IP

Steve Wozniak talks about the importance of memory in system design

Last week at the Flash Memory Summit, Steve Wozniak gave a keynote presentation where…

• less than a min read

SoC and IP

SSDs versus HDDs: Comments on that giant, yellow, flashing, caution light

A couple of weeks ago, I noted the continued disparity between SSD and HDD pricing…

• 2 min read

Digital Design

Webinar: SOI Gives More Performance Per Watt, And There's An Easy Path

If you've seen any of the recent buzz lately around Silicon-On-Insulator (SOI),…

• less than a min read
Low Power , webinars , Low-Power , Power-Efficient Design , Digital Implementation , Silicon on Insulator , Power Analysis , mixed signal , SOI , power

SoC and IP

NAND Flash in Space: JPL’s Strauss reports advanced Flash devices with finer geometries…

Yesterday, I blogged about a presentation on embedded SSDs given at the Flash Memory…

• 5 min read

Verification

Inside The Virtual File System

As part of my ongoing effort to report and explain interesting topics related to…

• less than a min read
virtual file system , DS-5 , system , software , Virtual Platforms , ARM

SoC and IP

SSD Form Factors: Viking Modular Solutions talk at Flash Memory Summit explodes the…

Everyone “knows” what an SSD looks like. It looks just like an HDD, usually in a…

• 3 min read

System, PCB, & Package Design 

What's Good About Deleting Parts in ADW? You Can Easily Do This In ADW16.3!

Part, Schematic, Footprint and Models can all be deleted from the database now with…

• 3 min read
SPB16.3 , data management , DEHDL , PTF , DBeditor , Allegro 16.3 , SPB 16.3 , property , Allegro Design Workbench , Library flow , SPB , Design Entry HDL , design , PCB design , Design Entry , ADW 16.3 , Allegro PCB Editor , Librarians , ConceptHDL , library , ADW , Allegro

Analog/Custom Design

Analog Design vs. Automation -- Why Are They At Odds?

Back in 2002 and 2003 there was a lot of talk about analog synthesis being the …

• 2 min read
IC 6.1 , Bleasdale , analog , ADE , Virtuoso Analog Design Environment , optimization , Virtuoso , ADE-GXL , ADE-XL , Parasitic analysis , Circuit Design , Custom IC Design

SoC and IP

Andy Walls of IBM talks about NAND Flash for Enterprise Applications

Just got back from a morning spent at the Flash Memory Summit. The last talk I listened…

• 2 min read

SoC and IP

Intel’s SSD roadmap starts appearing on the Web

Any company in the SSD business knows it must face Intel, so there’s always wide…

• less than a min read

SoC and IP

AgigA Tech DDR3 memory module combines SDRAM and NAND Flash for data backup on one…

AgigA Tech, a memory-module vendor and a subsidiary of Cypress Semiconductor, has…

• 1 min read

Verification

I Think, Therefore I Blog (Cogito Ergo In Araneam Scribo)

I realized that I have just passed the second anniversary of my first blog post…

• 2 min read
uvm , CDNLive , blog

Verification

Ericsson Selects Specman Constrained-Random Verification To Improve Efficiency And…

Sarmad Dahir of Ericsson switched from directed testing to constrained-random test…

• less than a min read
Specman , VIP , Coverage-Driven Verification , EDA , Aspect Oriented Programming , MDV , AOP , IES-XL

System, PCB, & Package Design 

What's Good About DEHDL Anchor Point Wire Stretch? It's In SPB16.3!

Just a very quick post this week on a simple, but elegant new SPB16.3 feature for…

• 1 min read
PCB , SPB16.3 , Allegro Design Entry , DEHDL , Allegro 16.3 , SPB 16.3 , Design Entry HDL , Front-end PCB design , PCB design , Design Entry , ConceptHDL

SoC and IP

The differential cost between SSDs and HDDs continue in today’s Fry’s ad. Giant flashing…

Today’s Fry’s Electronics ad on the back page of the first section of the San Jose…

• 3 min read

SoC and IP

Just what does “XXnm-class” mean for NAND Flash devices? Why the smoke? Why the mirrors…

Two days ago, I posted a short blog entry on Hynix’s new “20nm-class” 64Gbit NAND…

• 2 min read

Verification

e Templates: A Nifty Way To Create Reusable Code

Hi All, An e template (known as a parameterized type in other programming languages…

• 1 min read
IEEE 1647 , funtional verification , when sub-typing , TLM , Verification methodology , Object Oriented Programming , innovation , Functional Verification , Open Verification Methodology , when inheritance , Testbench simulation , OVM e , Coverage-Driven Verification , e , OVM-e , team specman , specman elite , OOP , coverage driven verification (CDV) , ClubT , Aspect Oriented Programming , esl tlm synthesis rtl dac estimation planning , macros , eRM , System Verification , Incisive Enterprise Simulator (IES) , hvl , IES , Coverage Driven Verification , Functional Verificatioa , OVMWorld , verification , IES-XL , Trailblazer

Digital Design

Abstracts For CDNLive! Silicon Valley 2010 Due August 22

Don't let the name CDNLive! confuse you. It's the Cadence user's group conference…

• 2 min read
Floorplanning , hierarchical design , Digital Implementation , CDNLive! , tcl

SoC and IP

Hynix initiates “20nm-class” NAND Flash production with 64Gbit devices

Hynix announced yesterday that it has begun mass production of 64Gbit NAND Flash…

• 1 min read
CDNS - Fix Layout Hompage