• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
Corporate 11 Dec 2025 • 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP(Verification IP:VIP)を発表しました。今回発表されたVIPは…

Cadence Japan
Cadence Japan 4 Dec 2025 • less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
Cadence Japan 1 Dec 2025 • 2 min read
featured , japanese blog

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

Corporate
Corporate 21 Nov 2025 • 1 min read
news story , Verification IP , featured
cdns - all_blogs_categories

  • All 6180
  • Corporate News 219
  • Life at Cadence 202
  • Academic Network 167
  • Analog/Custom Design 779
  • Artificial Intelligence 24
  • Cloud 21
  • Computational Fluid Dynamics 367
  • Data Center 41
  • Digital Design 438
  • Learning and Support 56
  • RF Engineering 114
  • SoC and IP 419
  • System, PCB, & Package Design  999
  • Verification 1299
  • Cadence Japan 7

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 192
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 91
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

GDPR Starts Today

You are probably subscribed to a number of email newsletters. No doubt you have been…

Paul McLellan 25 May 2018 • 6 min read
Facebook , gdpr

Breakfast Bytes

Embedded Vision: Seeing 20,000X Improvement

This week it is the Embedded Vision Summit in Santa Clara. Over the last few years…

Paul McLellan 24 May 2018 • 6 min read
Embedded Vision Summit , Tensilica , neural network

Breakfast Bytes

What's For Breakfast? Video Preview May 28th to June 1st 2018

https://youtu.be/UEAZjA-_xrE Coming from Embedded Vision Summit (camera Sean)…

Paul McLellan 23 May 2018 • less than a min read
DAC , pegasus , HOT , Heart of Technology , imec , 55DAC

Breakfast Bytes

MEMS Design Competition: The Envelope Please...

The Cadence Academic Network sponsored a MEMS design contest over the last couple…

Paul McLellan 23 May 2018 • 3 min read
Cadence Academic Network , CDNLive , MEMS

Whiteboard Wednesdays

Whiteboard Wednesdays - The Truth about Designing for Automotive Functional Safe…

In this week’s Whiteboard Wednesday, Tom Hackett challenges conventional wisdom and…

References4U 22 May 2018 • less than a min read
Automotive , Whiteboard Wednesdays , functional safety , automotive IP , ISO 26262 , ADAS

Breakfast Bytes

Accelerating AI: ...Present and Future

Yesterday I wrote about the first part of Krste Asanović's presentation Accelerating…

Paul McLellan 22 May 2018 • 5 min read
artificial intelligence , risc-v , Krste Asanović , sifive

Breakfast Bytes

Accelerating AI: Past...

SiFive does a quarterly series of tech talks, not necessarily directly to do with…

Paul McLellan 21 May 2018 • 9 min read
artificial intelligence , risc-v , neural networks , Krste Asanović , sifive

Breakfast Bytes

CGTN China 24 Interview

https://youtu.be/O1r7cqyVm90 I was on China24 on CGTNAmerica earlier this week…

Paul McLellan 18 May 2018 • less than a min read
China , china24 , cgtn

Analog/Custom Design

Virtuosity: What's New in Run Plan – Part II

The Run Plan assistant in Virtuoso ADE Assembler has proved to be one of the most…

Yagya Mishra 18 May 2018 • 2 min read
Run Plans , custom/analog , Analog Simulation , ADE , Virtuoso Analog Design Environment , calibration , Virtuoso , Analog Design Environment , Virtuosity , Run Plan , runplan , Custom IC Design , Custom IC , Assembler

Breakfast Bytes

Achronix Grew 700% Last Year...eFPGA is a Thing

I don't normally write about the FPGA market. There are three reasons for this. First…

Paul McLellan 18 May 2018 • 6 min read
Intel , embedded fpga , achronix , intel custom foundry , FPGA

Breakfast Bytes

CDNDrive: ISO 26262...Chapter 11

At CDNLive EMEA Robert Schweiger laid out his perspective on the automotive market…

Paul McLellan 17 May 2018 • 5 min read
Automotive , functional safety , CDNLive , CDNLive EMEA , Tensilica , ISO 26262

Whiteboard Wednesdays

Whiteboard Wednesdays - An Introduction to Compute In-Memory

In this week’s Whiteboard Wednesday, Marc Greenberg introduces the concept of “Compute…

References4U 16 May 2018 • less than a min read
Whiteboard Wednesdays , Memory , processor , DDR , Compute In-Memory

Breakfast Bytes

TSMC: Mobile, HPC, IoT, Automotive...and Packaging

This is the third post about the TSMC Technology Symposium that was held on May 1st…

Paul McLellan 16 May 2018 • 11 min read
Automotive , IoT , TSMC , TSMC Technology Symposium , mobile

Breakfast Bytes

What's For Breakfast? Video Preview May 21st to 25th 2018

https://youtu.be/AmlYRYzIHtY Coming from my office (camera Sean, guest star Alexa…

Paul McLellan 15 May 2018 • less than a min read
accelerating AI , CDNLive , embedded vision , Tensilica , gdpr , MEMS

The India Circuit

Inspiration, Networking and Food For Thought

Recently I had the opportunity to attend the Society of Women Engineers (SWE) Conference…

Chandrika Durbha 15 May 2018 • 4 min read
society of women engineers , SWE , women leaders

Breakfast Bytes

CDNLive: Testing Times in Munich

Test is the red headed step child of EDA. FinFETs, self-aligned quadruple patterning…

Paul McLellan 15 May 2018 • 9 min read
modus test , CDNLive , Scan test , modus , imec , Test

Academic Network

Status of Verification Education in Academia

Since I’ve started working for Cadence Academic Network three years ago, when talking…

Anton Klotz 14 May 2018 • 3 min read
survey , Cadence Academic Network , Functional Verification , young professionals , Incisive simulator

Breakfast Bytes

Agile Development of Custom Hardware

It was back in 2016 that I first heard about RISC-V, and the Raven implementation…

Paul McLellan 14 May 2018 • 5 min read
bag , chisel , agile software development , waterfall , raven , agile hardware development , UC Berkeley , Agile

Breakfast Bytes

Compromising a Fortune 500 Company...Without Hacking a Thing

Rachel Tobac and Joe Gray opened their talk at RSA by highlighting how important…

Paul McLellan 11 May 2018 • 6 min read
security , rsa conference , rsa , social engineering
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information