• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
Corporate 1 Oct 2025 • 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
Vinod Khera 28 Sep 2025 • 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
Virtuoso Release Team 25 Sep 2025 • 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
MBhatnagar 22 Sep 2025 • 3 min read
ucie , Design IP , featured , TSMC , die-to-die
cdns - all_blogs_categories

  • All 6071
  • Corporate News 199
  • Life at Cadence 200
  • Academic Network 166
  • Analog/Custom Design 764
  • Artificial Intelligence 23
  • Cloud 16
  • Computational Fluid Dynamics 360
  • Data Center 39
  • Digital Design 427
  • Learning and Support 55
  • RF Engineering 114
  • SoC and IP 412
  • System, PCB, & Package Design  985
  • Verification 1286
  • Cadence Japan 3

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 188
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 89
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

Digital Design

Encounter Puzzler: Where Did My Fences Go?

A while back I visited a customer I see on a fairly regular basis. As soon as I entered…

BobD 8 Sep 2010 • 1 min read
fences , Floorplanning , encounter , Digital Implementation , puzzler

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Polygon Selection? Look at SPB16.3 and See!

The Allegro PCB Editor allows selection of items by several means. In preselect mode…

Jerry GenPart 8 Sep 2010 • 1 min read
polygon , PCB , SPB16.3 , Allegro 16.3 , SPB 16.3 , SPB , PCB Editor , Layout , PCB design , Allegro PCB Editor , PCB Capture , Allegro

SoC and IP

SD Association adds pins to SD card format to boost transfer rates to 300 Mbytes…

Hot on the heels of the rollout of high-speed SDHC and SDXC UHS-I cards that approach…

archive 7 Sep 2010 • less than a min read

SoC and IP

Toshiba to ship 32-Gbyte SDHC UHS-I cards with 95/80-Mbytes/sec read/write speed…

If you’re a rabid fan of Canon dSLRs, you already know of the many controversial…

archive 7 Sep 2010 • 1 min read

SoC and IP

Rice U’s silicon-oxide memristor more phenomenon than device, for now

Last Friday, I wrote about a memristor development out of Jim Tour’s nano research…

archive 7 Sep 2010 • 3 min read

SoC and IP

Update on Viking’s SATADIMM SSD--no cable needed, Sandforce SSD controller

Previously, I wrote about Viking’s SATADIMM, an SSD built into a standard DDR DIMM…

archive 3 Sep 2010 • 1 min read

Verification

Users Employ Specman Constrained-Random Verification for Complex IP

Two recent customer examples have shown the effectiveness of Specman constrained…

teamspecman 3 Sep 2010 • 1 min read
SystemVerilog , Specman , metric driven verification (MDV) , Cadence VIP portfolio , VIP , Coverage-Driven Verification , EDA , Funcional Verification , Incisive Enterprise Simulator (IES) , AOP , IES-XL

SoC and IP

Rice University reports that silicon oxide also good for memristors

Hot on the heels of the announcement earlier this week that Hynix is now an active…

archive 3 Sep 2010 • less than a min read

Verification

Performance Tips and Tricks: Coding e Ports for Enhanced Performance

This blog entry builds on last week's Tips and Tricks posting in which we discussed…

teamspecman 3 Sep 2010 • 3 min read
IntelliGen , Specman , vr_ad , OVM-e , Funcional Verification , team specman , AOP , IES-XL

SoC and IP

The 6-minute video guide to memristors (must-see video)

With the August 31 announcement that Hynix is now working with HP to bring the semi…

archive 2 Sep 2010 • less than a min read

SoC and IP

Chemical vapor deposition creates improved material for PCM (phase-change memory…

Yesterday, semiconductor materials manufacturing specialist ATMI and Ovonics, the…

archive 2 Sep 2010 • less than a min read

SoC and IP

Commodore and its iconic all-in-one computers resurrected with new guts, including…

Everyone familiar with the arc of personal computers knows Commodore. The calculator…

archive 2 Sep 2010 • 1 min read

Verification

Join Us at FMCAD October 20-23

Are you deeply interested in formal and assertion-based verification technology?…

TeamVerify 1 Sep 2010 • less than a min read
Alok Jain , ABV , Functional Verification , Formal Analysis , formal , FMCAD , IEV , IFV

System, PCB, & Package Design 

What's Good About AMS Simulator New Design Templates? They’re in the SPB16.3 Release

What's Good About AMS Simulator New Design Templates? They're in the SPB16.3 Release…

Jerry GenPart 1 Sep 2010 • 1 min read
SPB16.3 , AMS , AMS simulator , SPB 16.3 , PSPICE , AMS simulation , Design Entry , Schematic

Verification

All I Really Need to Know About MDV I Learned From Hollywood - Part 2

My last blog entry began a series using quotes from Hollywood movies to illustrate…

tomacadence 1 Sep 2010 • 2 min read
vPlan , verification planning , Verification IP modeling , metric-driven verification , MDV

SoC and IP

HP’s memristor finds a commercial semiconductor vendor: Hynix

The rumor at the recent Flash Memory Summit held earlier this month was that HP was…

archive 31 Aug 2010 • less than a min read

SoC and IP

Toshiba 24nm, 64-Gbit NAND Flash: Just a silly nanometer shorter

Toshiba announced today that it has initiated mass production of NAND Flash memories…

archive 31 Aug 2010 • less than a min read

SoC and IP

17 SSDs reviewed by Tom’s Hardware

We’re still at the stage where there can be appreciable differences in the performance…

archive 31 Aug 2010 • 1 min read

SoC and IP

Huawei talks Smart Memory at Hot Chips 22: “The only practical solution”

Last week saw the 22nd Hot Chips conference, held at held Stanford University, and…

archive 30 Aug 2010 • 3 min read
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information