Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

カスタムIC／ミックスシグナル

Virtuoso Meets Maxwell: Virtuoso RF ソリューション — フローの革命が次のレベルへ突入

'Virtuoso Meets Maxwell' はVirtuoso RFソリューションとVirtuoso MultiTechの機能及びその潜在能力の紹介を目的としたブログの連載です…

• less than a min read
5G , IMS , integrand , SiP , pegusas , Virtuoso Overture , VRF , Celcius , awr , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF , Allegro Package Designer Plus , EMX , AWR AXIEM , RF design , SiP Layout Option , ICADVM20.1 , Sigrity , japanese blog , Quantus , Clarity 3D Solver , Custom IC Design , Allegro , VMM

Analog/Custom Design

Virtuoso Meets Maxwell: How to Simulate an RF Block with Passive and Active Devices…

Do you work with RF designs that contain both active and passive devices? Have you…

• 3 min read
AXIEM , VLS EXL , EM Solver , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Electromagnetic analysis , black boxing , Virtuoso , EMX , ICADVM20.1 , Clarity 3D Solver , Virtuoso Layout Suite EXL

Breakfast Bytes

Announcing Sigrity X

There are many different computational software algorithms used in EDA. One challenge…

• 6 min read
x-technology , computational software , Signal Integrity , Sigrity

RF /マイクロ波設計

AWR製品の技術サポートがCadence Online Supportに移行されました!

2021年3月8日以降、AWR製品の技術サポートは標準のケイデンスサポートプロセスに移行されました。 このページは、この移行を通じてAWR製品のお客様を支援するトピックのコレクションです…

• less than a min read
AWR Design Environment , awr , japanese blog

定制IC芯片设计

Virtuoso Meets Maxwell：跨结构电磁提取功能- 简化IC、封装和电路板耦合的任务

当您在设计RFICs或RF模块时，如果只分析IC或模块上的电磁行为，那么可能会造成结果缺失。即使IC的电磁行为已达到其规格要求，也很容易将其耦合至模块周边的走线上…

• 1 min read
Chinese blog , Virtuoso ICADVM20.1 , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Electromagnetic analysis , Virtuoso , Custom IC Design , Virtuoso Layout Suite

Breakfast Bytes

The History of PCIe: Getting to Version 6

PCIe, or Peripheral Component Interconnect Express which nobody ever says, was an…

• 6 min read
pcie gen 5 , PCIe

Breakfast Bytes

Sunday Brunch Video for 14th March 2021

https://youtu.be/bzgotynPvs8 Made at Fry's Electronics in San Jose (camera Ziyue…

• less than a min read
sunday brunch

Academic Network

Expanding Our Network — AWR Academic Partners

We want to continue highlighting the amazing AWR academic connections! We’ll be covering…

• 6 min read
Lead Institutions , Cadence Academic Network , awr , University of Bristol , university program

RF Engineering

TECHTALK Webinar: Fast MMIC Design with Distributed EM Analysis

Join us March 24th, 2021 at 11:00am - 12:00pm PDT for this webinar with Nick Chopra…

• 2 min read
TechTalk , AWR Design Environment , RFIC , Distributed EM analysis , EM simulation , webinar , Cadence RF , MMIC

Analog/Custom Design

Start Your Engines: Win Le Mans with the SimVision Mixed-Signal Debug Option

In this post, I will explain how the new Cadence SimVision Mixed-Signal Debug option…

• 5 min read
AMS Designer , Start Your Engines , simvision , analog/mixed-signal , Virtuoso , AMSD Flex Mode , mixed-signal design , debugging , mixed-signal verification

The India Circuit

Saurav Bhardwaj: A Story of Resilience and Willpower

Subsequent to my previous blog about the Cadence Scholarship Program, I bring to…

• 3 min read
CadenceCares , CadenceScholarshipProgram , cadence

Breakfast Bytes

The Carrington Event: When Will We Have Another?

Back in the pre-Cadence days when I had the EDAgraffiti blog, I wrote about the Carrington…

• 7 min read
solar flare , carrington event , coronal mass ejection , cme

Verification

Transport Layer – The Backbone of a USB4 Router

It won’t be incorrect to say that the transport layer of a USB4 router is the backbone…

• 1 min read
Verification IP , USB4 VIP , usb4 , usb4 router

Breakfast Bytes

Best of CadenceLIVE 2020: The Keynotes

The first CadenceLIVE 2021 will be CadenceLIVE Americas on June 8-9. It will be a…

• 1 min read
cadencelive 2020 , cadencelive

Analog/Custom Design

Virtuoso Video Diary: Knowledge Booster Training Bytes - Part 6

In this blog. we would like to let you know the information on how to achieve complete…

• 4 min read
blended , Pegasus Verification System , ERC , pegasus , DRC , LVS , training , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , Cadence Education Services , PVS , Custom IC Design , online training , Custom IC

System, PCB, & Package Design 

Designing the Allegro System Capture Way

A design starts in the mind of an architect, gets drawn on whiteboards as basic block…

• 4 min read
PCB , System Capture , Design reliability , 17.4 , cadence , EDA , Team design , Library and design data management , System-Level Design , 17.4-2019 , Front-end PCB design , logic-capture , PCB design , Design Entry , Part Search , Allegro

Breakfast Bytes

Paul Cunningham's DVCon Keynote: Verification Throughput = Engines × Logistics

At DVCon 2021, the keynote was presented by Cadence's Paul Cunningham who is basically…

• 7 min read
computational logistics , dvcon 2021 , DVcon , verification

Digital Design

Voltus Voice: Demystifying ESD — Four Simple Steps to Run ESD Analysis Full-Chip…

This blog post outlines four simple steps for analysis of your electrostatic discharge…

• 5 min read
effective resistance , Silicon Signoff and Verification , Power Signoff , electrostatic discharge , current density , Power Integrity , Voltus , Full-Chip , ESD

Academic Network

One-Stop Pages on support.cadence.com

This is intended for active users of Cadence Learning and Support . If you’re not…

• 2 min read
Cadence Academic Network , Cadence Online Support , Support
CDNS - Fix Layout Hompage