Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Sunday Brunch Video for 23rd June 2019

https://youtu.be/6GUoDQkSoLY Made at Paris Air Show (camera Simon Fielding) Monday…

• less than a min read
sunday brunch

Breakfast Bytes

Why Is 5G Such a Big Deal?

Yesterday was my post What Is 5G? which is the first half of my introductory look…

• 7 min read
5G , mmwave , mobile

System, PCB, & Package Design 

IC Packagers: Constructing Components from Manufacturing Data

We’ve all been there. The only (or most accurate) data that we have for a component…

• 5 min read
IC Packaging and SiP , APD , SiP Layout

System, PCB, & Package Design 

BoardSurfers - Aerials and Bails: How to Split a Viastack

Today’s compact and powerful devices require small and high-density PCBs. Tight routing…

• 2 min read
APD , PCB Editor , SiP Layout , Allegro

Breakfast Bytes

What Is 5G?

At the DAC theater, Cadence's Ian Dennison talked about 5G Intelligent System Design…

• 7 min read
5G , mmwave , IoT , mobile

Verification

Master of ‘e’? Now You Can Prove It!

The knowledge and experience of using Specman/ e tells everyone that you have acquired…

• 1 min read
Specman , Specman/e , Specman e , badge , e , e language , specman elite

Digital Design

Exploring AI / Machine Learning Implementations with Stratus HLS

A lot of AI design is done in software and, while much of it will remain there, increasing…

• 4 min read
High-Level Synthesis , TensorFlow , machine learning , Stratus , SystemC , HLS , AI

Breakfast Bytes

Assessing Bias in Computer Vision Systems

I came across a fascinating document from Facebook on methods to assess bias in computer…

• 5 min read
imagenet , Computer Vision , Facebook , convolutional neural networks , neural networks , bias

Whiteboard Wednesdays

Whiteboard Wednesdays - Passport Partners Program Expands Customer Cloud Deployment…

In this week's Whiteboard Wednesdays video, Craig Johnson explains the purpose of…

• less than a min read
Whiteboard Wednesdays , Cloud Passport , Cloud-based Design , cadence cloud

Breakfast Bytes

DAC: The View from Wall Street

Jay Vleeschhouwer did his annual...well, he did it last year, too...View from Wall…

• 4 min read
DAC , wall street , vleeschhouweer

Analog/Custom Design

Virtuoso IC6.1.8 ISR4 and ICADVM18.1 ISR4 Now Available

The IC6.1.8 ISR4 and ICADVM18.1 ISR4 production releases are now available for download…

• 4 min read
ICADVM18.1 , ADE Explorer , Virtuoso Space-based Router , Interactive and Assisted Routing , Virtuoso RF , ADE , Virtuoso Analog Design Environment , Layout , Virtuoso , cadenceblogs , IC Release Blog , New in EDA , Custom IC Design , Virtuoso Layout Suite , Custom IC , IC6.1.8

Breakfast Bytes

Designing a Wi-Fi HaLow Baseband in Less than Six Months

At CDNLive EMEA last month, Stefan Stanic of Methods2Business (M2B) presented The…

• 2 min read
CDNLive , CDNLive EMEA , Stratus , high level synthesis

System, PCB, & Package Design 

DATA Pulse: Know How to Effectively Manage Part Obsolescence (Part 1 of 2)

This is the first of a two-part blog post on managing part obsolescence using Allegro…

• 3 min read
allegro edm , Library and design data management , EDM , PCB design

Breakfast Bytes

Sunday Brunch Video for 16th June 2019

https://youtu.be/CaIc3qOakxs Made at building 9 elevator (camera Sean) Monday: Cadence…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

刚柔板装配与多板系统装配有何不同？

通常我们考虑多层电路板PCB设计时，往往会想到服务器环境中的电路板机架或游戏平台组合。但是如果我们的典型刚性电路板并不适合多层电路板使用的实体机壳怎么办？我们会愿意付额外的价格来使用柔性电路板吗…

• less than a min read
PCB , Chinese blog , 柔性电路 , PCB设计 , 中文 , Allegro PCB Editor , 刚柔结合 , Allegro , 多板系统

Learning and Support

Single-Stop Learning Resource for JasperGold Formal Verification Platform

While Our next-generation cloud-ready JasperGold® Formal Verification Platform features…

• 2 min read
JasperGold , Cadence support

Breakfast Bytes

Cell-Aware Test: Research Cooperation Between Cadence, imec, and TU Eindhoven...Now…

At CDNLive EMEA, Zhan Gao presented her results on cell-aware test. This is the paper…

• 4 min read
Cadence Academic Network , modus , imec , cell-aware test

Breakfast Bytes

Ericsson Using Virtual Platforms for Dynamic Analysis

At CDNLive EMEA last month, Ola Dahl of Ericsson presented Dynamic Software Analysis…

• 4 min read
CDNLive , virtual platform , CDNLive EMEA , Ericsson

Academic Network

Europractice and Cadence – A Long Fruitful Partnership

Those who have studied microelectronics in Europe since 1989 have certainly heard…

• 3 min read
Europractice , Cadence Academic Network , university program
CDNS - Fix Layout Hompage