Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
• 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Simon Segars: It's the Security, Stupid

Simon Segars opened the second day of Arm TechCon (or for exhibitors who didn't notice…

• 9 min read
security , ARM Techcon , Simon Segars , softbank , ARM , krack

Breakfast Bytes

What's For Breakfast? Video Preview November 13th to 17th 2017

https://youtu.be/Ar6PcH48DNo Coming from David Intercontinental Tel Aviv (camera…

• less than a min read
ARM Techcon , artificial intelligence , Jasper User Group , deep learning , CDNLive , JUG , Samsung , TSMC , intel custom foundry , caspa , cdnlive israel , ARM , IEDM

Whiteboard Wednesdays

Whiteboard Wednesdays - A Practical Approach to Failure Modes, Effects, and Diagnostic…

In this week's Whiteboard Wednesday, John MacLaren explains the steps required for…

• less than a min read
Automotive , Whiteboard Wednesdays , DDR4 , DDR , DDR3

Breakfast Bytes

October Revolution

Today is the 100th Anniversary of the October Revolution in Russia. But wait, isn…

• 8 min read
st petersburg , Sparc , Russia , moscow , center for sparc technology , leningrad

Digital Design

Functional Correctness—The Forgotten Benefit of HLS

I like to ask questions, because you learn a lot that way. In fact, I did a survey…

• 2 min read
High-Level Synthesis , Digital Implementation , HLS , verification

Breakfast Bytes

Tensilica Can Improve Your Image

Why is image processing so important? To a first order approximation, all data is…

• 5 min read
Vision P5 , Vision P6 , vision c5 dsp , kirin 970 , image processing , Hisilicon , Huawei

Analog/Custom Design

Art of Analog Design Part 7: Mismatch Tuning

In days of future past, we looked at DC mismatch analysis and compared it to Monte…

• 4 min read
mismatch tuning , Monte Carlo analysis , DC Mismatch

Breakfast Bytes

The Book That Changed Everything

Academics have had a big influence on semiconductor design and design automation…

• 7 min read
introduction to vlsi systems , carver mead , lynn conway

Breakfast Bytes

CHIP: College Hire and Internship Program

For some time, Cadence had an informal internship program: if managers wanted to…

• 4 min read
Interns , Cadence Academic Network , recruitment , graduates , hiring

Breakfast Bytes

What's For Breakfast? Video Preview November 6th to 10th 2017

https://youtu.be/P3O79m4r-PM < Coming from the Cadence building 10 lobby (camera…

• less than a min read
security , ARM Techcon , Simon Segars , security manifesto , mobile , Russia , social engineering , ARM

Breakfast Bytes

Cadence Academic Network Is Ten Years Old

Yes, it's true, the Cadence Academic Network is having its tenth anniversary. The…

• 5 min read
mannheim , Cadence Academic Network , asic competence center

Whiteboard Wednesdays

Whiteboard Wednesdays - Understanding ISO 26262 Implications for Automotive Design…

In this week's Whiteboard Wednesday, Anne Hughes explains the considerations for…

• less than a min read
Whiteboard Wednesdays , functional safety , ASIL , ISO 26262 , automotive design

Breakfast Bytes

Rob Rutenbar Is Recipient of 2017 Kaufman Award

This year's recipient of the Kaufman Award is Rob Rutenbar. He has a big connection…

• 8 min read
neolinear , Coursera , rob rutenbar , university of illinois , MOOC , Kaufman Award , cmu , kaufman award dinner , c2s2 , Voci Technologies , university of pittsburgh , analog design , Breakfast Bytes

Breakfast Bytes

October 2017 Breakfast Buffet

https://youtu.be/2HhOBOftlv4 Coming from the roof of Cadence building 10 (camera…

• less than a min read
China , AMD , linley group , semi , cdnlive taiwan , armmobile , pss , microprocessor , portable stimulus

Analog/Custom Design

Simplifying the Memory Design Process

On today’s SOC designs, the memory control logics and memory arrays take up a lot…

• 2 min read
Memory , custom/analog , Spectre , Custom IC Design , Custom IC

Verification

Cadence and Arm Announce Early Access to Xcelium Parallel Logic Simulators on Arm…

On October 24, Cadence and Arm announced early access to the Xcelium Parallel Logic…

• 1 min read
Multi-Core , xcelium , ARM , simulation , announcement

Breakfast Bytes

Andrew Kahng on the Last Semiconductor Scaling Levers

It's going to be academic week here on Breakfast Bytes. There is an anniversary coming…

• 9 min read
scaling , EDA , cloud , andrew kahng , machine learning , moore's law , Breakfast Bytes

Breakfast Bytes

Decoding Formal Club: Arm and Arteris

At the latest meeting of the Decoding Formal Club, organized by Oski and sponsored…

• 8 min read
Jasper User Group , JUG , oski decoding formal club , formal , Oski , Breakfast Bytes , Formal verification

System, PCB, & Package Design 

SI Methodology for Multi-Gigabit Serial Link Interfaces (2 of 8)

Let’s assume that we are working on a PCI Express Gen 4 serial link, running at 16Gbps…

• 3 min read
Serial link analysis , Signal Integrity , Sigrity
CDNS - Fix Layout Hompage