• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

Corporate News

Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum

The semiconductor industry thrives on collaboration, and few pairings exemplify this…

Corporate
Corporate 8 Oct 2025 • 2 min read
featured , cadence , OIP Partner of the Year , AI-Driven Design , TSMC

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか?」をテーマに、本田技術研究所社 先進技術研究所(HGRX)との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
Cadence Japan 8 Oct 2025 • less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
Sheryl G 7 Oct 2025 • 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
Corporate 2 Oct 2025 • 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI
cdns - all_blogs_categories

  • All 6085
  • Corporate News 202
  • Life at Cadence 200
  • Academic Network 166
  • Analog/Custom Design 765
  • Artificial Intelligence 23
  • Cloud 16
  • Computational Fluid Dynamics 362
  • Data Center 40
  • Digital Design 429
  • Learning and Support 55
  • RF Engineering 114
  • SoC and IP 415
  • System, PCB, & Package Design  986
  • Verification 1286
  • Cadence Japan 4

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 188
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 89
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

PCB、IC封装:设计与仿真分析

如何一劳永逸轻松对接三维建模专家

回想一下那个坐在角落里被一群博士们簇拥着的同事;人人都想找这位3D专家给自己的设计做3D结构分析。他/她好像无所不能,会使用一般人难以掌握的软件工具。 但是问题是…

Sigrity 17 Nov 2018 • less than a min read
系统串行链路 , SI , Chinese blog , 3D EM , 3D EM HSSO , 3D EM高速结构优化器 , 中文 , 3D , HSSO , Sigrity , 高速结构优化 , 信号完整性 , Allegro

Breakfast Bytes

The Linley Halloween Processor Conference

Halloween saw the latest Linley Fall Processor Conference. It is only a few years…

Paul McLellan 16 Nov 2018 • 10 min read
linley processor conference , wave computing , Linley , Tensilica , ARM

定制IC芯片设计

Virtuoso: 新序曲-新视角下的拥塞分析

总结: 敬请关注这种独特的布线功能集以及ICADVM 18.1中即将推出的Design Planner工具,并以全新的视角来体验新的拥塞分析辅助工具。

Parula 15 Nov 2018 • less than a min read
Congestion Analysis , Chinese blog , Virtuoso Next , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Space-based Router , Routing , Virtuoso Advanced Release , Congestion Assistant , Congestion Analysis Assistant , New in EDA , Custom IC Design , Virtuoso New Design , Design Planner , Custom IC

Analog/Custom Design

Virtuoso: The Next Overture – Concurrent Layout – a New Methodology for Team Des…

Any task when divided among multiple people gets done quickly... right? What if we…

Sucharita 15 Nov 2018 • 4 min read
Chip finishing , Virtuoso Next , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Advanced Release , Layout , Custom IC Design , Virtuoso Layout Suite , VLS XL , Virtuoso Layout Suite XL

Breakfast Bytes

Mechanical, Thermal, EMI, SI, PI: PCB Design Needs Them All

Back in the days when Roger Moore was James Bond, there were various criticisms of…

Paul McLellan 15 Nov 2018 • 3 min read
PCB , Signal Integrity , PCB design , Sigrity , thermal , Allegro

Breakfast Bytes

How to Find Primes

Primes are really important in encryption. In fact, the foundation of internet security…

Paul McLellan 14 Nov 2018 • 9 min read
security , prime number , encryption , factorization

Whiteboard Wednesdays

Tensilica HiFi 5 DSP Enabling Machines for Voice UI

In this week’s Whiteboard Wednesday, Sachin Ghanekar, Design Engineering Group director…

References4U 13 Nov 2018 • less than a min read
hifi 5 , Whiteboard Wednesdays , Tensilica , HiFi DSP

Breakfast Bytes

Bagels and Brains: SEMI's Artificial Intelligence Breakfast

A couple of weeks ago the Silicon Valley chapter of SEMI held a breakfast meeting…

Paul McLellan 13 Nov 2018 • 7 min read
Intel , semi , machine learning , aws , Amazon , xilinx , ARM , AI

定制IC芯片设计

Virtuoso: 新序曲-Design Planner 工具简介

新版的Virtuoso平台(*ICADVM18.1)提供了突破性的分析功能和创新的仿真驱动版图设计,实现了更强大,更高效的设计,支持最先进的工艺技术。基于该解决方案…

Rishu Misri Jaggi 13 Nov 2018 • less than a min read
Chinese blog , Cadence blogs , Virtuoso Next , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Advanced Release , Virtuoso , New in EDA , Custom IC Design , Design Planner , Custom IC , Layout Editing

Breakfast Bytes

Portable Stimulus and Correct Designs

The title of this post seems pretty generic, after all who wouldn't want correct…

Paul McLellan 12 Nov 2018 • 4 min read
correct designs , Perspec , Accellera , pss

Breakfast Bytes

Sunday Brunch Video for 11th November 2018

https://youtu.be/deyk_MEkjZg Made at Cadence Diwali Celebration (camera Sean) Monday…

Paul McLellan 11 Nov 2018 • less than a min read
Automotive , risc-v , China , Kaufman Award , IEDM

PCB、IC封装:设计与仿真分析

针对电气工程师的热管理基础——第一篇

作者:Lawrence Der 在过去,机械工程师全权负责产品的热力设计,包括产品的机械外壳和其它物理方面的设计;然而现在,热力设计问题却是要电气工程师来共同承担…

Sigrity 9 Nov 2018 • less than a min read
热 , Chinese blog , 热分析 , 温度 , 中文 , PowerDC , 传热 , 热基础

Breakfast Bytes

Kaufman Award Dinner: The Tom Williams Story

Wednesday night it was the annual Kaufman Award Dinner to honor this year's recipient…

Paul McLellan 9 Nov 2018 • 6 min read
kaufman dinner , scan , Scan test , IBM , Kaufman Award , tom williams , lssd , synopsys

Breakfast Bytes

RISC-V Summit Preview: Pascal or Linux?

Coming up in December, in the same week as IEDM, is the RISC-V Summit at the Santa…

Paul McLellan 8 Nov 2018 • 3 min read
risc-v , Spectre , instruction set architecture

Breakfast Bytes

IEDM Preview: 3nm and More

A lot of aspects of EDA and semiconductor are fairly easy to predict: you read off…

Paul McLellan 7 Nov 2018 • 5 min read
IBM , 3nm , Samsung , imec , gaa , tu dresden , IEEE , IEDM

Whiteboard Wednesdays

Whiteboard Wednesdays - How the Cadence 112G SerDes IP Solves the Challenges of Long…

In this week’s Whiteboard Wednesday, Wendy Wu explains what NRZ and PAM-4 signaling…

References4U 6 Nov 2018 • less than a min read
Whiteboard Wednesdays , 100G Ethernet , 112G SerDes , PAM-4 , SerDes , 400G Ethernet , 800G Ethernet

Breakfast Bytes

Automotive Summit: Driving an Industry with Electronics

Coming up on November 14th is the Cadence Automotive Summit. This will be held on…

Paul McLellan 6 Nov 2018 • 3 min read
Automotive , lidar , radar , Tensilica , vision , ISO 26262 , ADAS , ARM

The India Circuit

A Diwali with Green Crackers and Cooking Bots

It’s Diwali! My favorite festival out of all the many celebrations that we Indians…

Madhavi Rao 5 Nov 2018 • 3 min read
firecrackers , green cracker , air pollution , Diwali

Breakfast Bytes

Breakfast Buffet for October 2018

https://youtu.be/YBlBzB3n504 The three highlighted posts for October were: CDNLive…

Paul McLellan 5 Nov 2018 • less than a min read
hifi 5 , breakfast buffet , 112G SerDes , cdnlive israel
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information