Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
• 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

Specman in Xcelium

Just recently Cadence announced the new superb simulator, Xcelium . Just as Specman…

• 5 min read
IEEE 1647 , funtional verification , Specman , Functional Verification , e , e language , Funcional Verification , specman elite , Incisive Enterprise Simulator (IES) , IES , verification , IES-XL

Verification

Portable Stimulus Shines at DVCon

For me, this week was almost entirely consumed with the Design and Verification Conference…

• 4 min read
uvm , prototyping , pswg , Acceleration , Functional Verification , Perspec , System Design and Verification , Palladium , SoC , Emulation , Simulation acceleration , DVcon , Accellera , metric-driven verification , Hardware/software co-verification , portable stimulus , simulation , verification

Breakfast Bytes

Intel's Investor Conference: Now Leading with Datacenter

Intel had its investor day recently. I'm not going to talk about Intel as an investment…

• 7 min read

System, PCB, & Package Design 

Why is Power Integrity Hot (or is it Cool)?

When designing next-generation products, the common theme is "faster, smaller, cheaper…

• 2 min read
Power Integrity , electrical-thermal co-simulation , Sigrity , thermal

Breakfast Bytes

Do You Know What Stingray Is?

If you are my age and grew up in Britain, then Stingray was one of the fore-runners…

• 4 min read
imsi catcher , law enforcement , mobile , stingray

Breakfast Bytes

Litho Physical Analyzer PLUS

Next week it is the SPIE Advanced Lithography Conference (and DVCon, and MWC in Barcelona…

• 3 min read
asml , imec , Virtuoso , Innovus , LPA , lpa plus

Whiteboard Wednesdays

Whiteboard Wednesdays - Simplifying SoC Verification with Interconnect Workbench

In this week’s Whiteboard Wednesdays video, Shin Chan Kang explains how the Cadence…

• less than a min read
Verification IP , Interconnect Workbench , uvm , Whiteboard Wednesdays , VIP , SoC , Shin Chan Kang

Digital Design

Making Hardware Design Great Again in 2017 - Part Deux

In part one of this series, we talked about the role of the hardware designer , specifically…

• 5 min read
High-Level Synthesis , digital implementation , Digital Implementation , HLS

Breakfast Bytes

What's For Breakfast? Video Preview March 6th to 10th 2017

https://youtu.be/ygs0CEZXtAI Coming from Mobile World Congress, Barcelona,…

• less than a min read
gsma , Mobile World Congress , silicon photonics , netflix , mobile carriers , mobile , irps , GlobalFoundries , reliability , formula e

Breakfast Bytes

Protium: Next Generation FPGA Prototyping

FPGA prototyping is a very attractive tool for some aspects of verification. Apart…

• 5 min read
palladium z1 , Protium , FPGA prototyping , xilinx , protium s1 , FPGA

Breakfast Bytes

Xcelium: Parallel Simulation for the Next Decade

This morning, Cadence announced two new products in the verification space: Xcelium…

• 4 min read
SystemVerilog , RTL simulation , Verilog , rocketsim , xcelium , simulation

Academic Network

2nd Tensilica Day in Hanover: AR, IoT, Automotive. Pick What You Like

After the successful Tensilica Day at Hanover University last year ( presentations…

• 2 min read
hololens , Cadence Academic Network , IoT , Espressif , Tensilica , ADAS

Analog/Custom Design

Virtuoso Video Diary: Why Should you Switch to the Expression Builder for Creating…

Here’s how you can create expressions using the Expression Builder in 4 easy steps…

• 6 min read
Analog Design Environment , ADE Explorer , Analog Simulation , expressions , ADE , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , ViVA , Virtuoso Video Diary , Custom IC Design , calculator , ADE Assembler

Breakfast Bytes

DesignCon and Target Impedance

I was DesignCon recently. It is a bit of a weird conference, since it covers a wide…

• 3 min read

Breakfast Bytes

Mobile World Congress: Hololens and More

From February 27th to March 2nd it is Mobile World Congress (MWC) in Barcelona, Spain…

• 2 min read
barcelona , Mobile World Congress , Tensilica , #mwc17

Breakfast Bytes

What's For Breakfast? Video Preview February 26th to March 2nd 2017

https://youtu.be/RIkl4O5Q-V4 Coming from inside the Intel Museum, Santa Clara…

• less than a min read
Intel , spie advanced lithography , law enforcement , DVcon , mobile , privacy , intel investor day , stingray

SoC and IP

Three New Memory Trends in Enterprise Data Centers

You might have seen the graph below about the increase in monthly internet traffic…

• 5 min read
Design IP , Memory , DDR4 , flash , memory IP , DDR , memories

Digital Design

Making Hardware Design Great Again in 2017

Ok, I admit it… that title is a blatant attempt to grab your attention. But it should…

• 4 min read
High-Level Synthesis , digital implementation , Digital Implementation , HLS

Breakfast Bytes

Putting a Rocket Under Incisive

When Cadence first acquired RocketSim, I wrote a post, Omnia Simulation in Tres Partes…

• 3 min read
SystemVerilog , Incisive , Verilog , rocketick , rocketsim , simulation
CDNS - Fix Layout Hompage