Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Asianometry

If you like to take the semiconductor and EDA industries in video form, then one…

• 2 min read
asianometry , YouTube

Academic Network

Tensilica Education Kit Available Now

After the big success of the VLSI Fundamental: A Practical Approach Education Kit…

• 1 min read
Cadence Academic Network , Education Kits , Tensilica University Program , Tensilica

Computational Fluid Dynamics

Simulating S-CO2 Power Cycles with Fidelity Pointwise

Flow transitions in the S-CO2 Brayton cycle can be easily modeled with high resolution…

• 2 min read
CFD , turbomachinery , Meshing Monday , Pointwise , Brayton Cycle , Supercritical Carbon Dioxide , S-CO2 Cycle , Fidelity CFD , engineering , simulation software , NUMECA , Meshing

Breakfast Bytes

DesignCon: Google on AI for Non-AI People

At the recent DesignCon, one of the keynotes was given by Google's Laurence Moroney…

• 5 min read
DesignCon , google , neural networks , designcon 2022 , AI

Breakfast Bytes

Earth Day: What Will It Take to Get to Carbon Neutrality by 2050?

It's Earth Day today. So let's take a look at what it would take to make everyone…

• 9 min read
solar , wind , earth day , energy

Verification

AMBA Distributed Translation Interface (DTI) for Arm System MMU

In ARM MMU-based systems, DTI protocol defines a standard way to communicate with…

• 1 min read
AMBA-DTI , AMBA VIP , AMBA Verification IP

カスタムIC／ミックスシグナル

Virtuosity: カスタムIC設計フロー／手法 – 回路図のキャプチャと回路シミュレーション

カスタム／ミックスドシグナル設計における現在の課題は、高速でシリコン精度の高い手法を持つことです。このブログ・シリーズでは、カスタムICの設計フローと手法の段階についてご紹介します…

• 1 min read
Virtuoso Schematic Editor , Analog Design Environment , custom/analog , ADE Explorer , Explorer , Analog Simulation , analog , Virtuoso Visualization and Analysis XL , ADE , Virtuoso Analog Design Environment , Spectre , Schematic Editor , ViVA , Virtuosity , ICADVM20.1 , AMS simulation , mixed signal , analog design , usability , japanese blog , Custom IC Design , Custom IC , IC6.1.8 , Assembler , Schematic , custom design technology , ADE Assembler

Breakfast Bytes

DesignCon: Bespoke Silicon

Something I've been writing about for literally years is the trend toward system…

• 7 min read
bespoke silicon , DesignCon , microsoft , system design , ARM , designcon 2022 , Ansys

Computational Fluid Dynamics

Fidelity CFD for Coupled CHT Simulation in ICEV

Coupled conjugate heat transfer (CHT) simulation using Fidelity CFD allows accurate…

• 3 min read
CFD , Automotive , thermal management , HVAC , Conjugate Heat Transfer , Pointwise , Fidelity CFD , engineering , simulation software , NUMECA , Meshing , ICEV

Digital Design

Voltus Voice: Simplifying Power Signoff for HPC Systems: Super-Charge your Power…

In the first post of our " Simplifying Power Signoff for HPC Systems" blog series…

• 4 min read
Silicon Signoff and Verification , Voltus IC Power Integrity Solution , Power Signoff , Cycle Accurate Power Estimation , Event-Based Power Analysis , Power Analysis

Breakfast Bytes

The Latest Addition to the Tensilica Family Is a Baby Neural Network Engine

Increasingly, AI processing is being done on-device rather than uploading to the…

• 2 min read

RF /マイクロ波設計

μWaveRiders:Cadence Microwave Office レイアウトのヒントとコツ

AWR Design Environmentのヒントとコツのシリーズの6番目であるこのブログは、設計レイアウトを高速化するためのCadence Microwave…

• 1 min read
RF Simulation , Circuit simulation , AWR Design Environment , awr , Tips/Tricks , Layout , RF design , Layout design , microwave office , japanese blog

RF Engineering

μWaveRiders: Cadence Microwave Office Layout Tips and Tricks

The sixth in the series of AWR Design Environment Tips and Tricks, this blog highlights…

• 5 min read
RF Simulation , Circuit simulation , AWR Design Environment , awr , Tips/Tricks , Layout , RF design , Layout design , microwave office

Breakfast Bytes

Fidelity CFD Software

This morning Cadence announced Fidelity CFD Software, a new generation of performance…

• 3 min read
CFD , Pointwise , Computational Fluid Dynamics , fidelity , NUMECA

Breakfast Bytes

Sunday Brunch Video for 17th April 2022

https://youtu.be/znZI5VUhQzc Made at San Jose Rose Garden (camera Carey) Monday…

• less than a min read
sunday brunch

Digital Design

Floorplanning Frustrations Got You Down? Help Is on the Way!

This post describes a channel of videos created to show how to floorplan a design…

• less than a min read
Floorplanning , Innovus

Breakfast Bytes

What Is a Lagrange Point in Space? And DALL·E 2

Monday is another Cadence recharge day, and Breakfast Bytes will not appear. It is…

• 6 min read
lagrange points , dall-e 2 , space , openai

Breakfast Bytes

Will the Semiconductor Industry Reach $1T by 2030?

I'm going to summarize the case for "yes" from McKinsey & Co, and the case for "it…

• 5 min read
DesignCon , semiconductor industry , growth rate

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectre回路シミュレータでのDSPFポストレイアウトネットリストの使用

DSPFは、様々なネットリストフォーマットの１つで、Spectre®を含むEDAツールで、トランジスタレベルでのレイアウト後の抽出されたデザインを表現するために使用されます…

• 1 min read
spectre aps , post-layout simulation , EMIR Analysis , EMIR Simulation , DSPF , netlist , Spectre , japanese blog , Spectre X Simulator , EMIR
CDNS - Fix Layout Hompage