Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
• 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
• 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA

Corporate News

Honda + Cadence = Physical AI (part 2): Where Physical AI Will Be Won

Hello everyone, I'm Atsushi Ogawa, Center Head of HGR. The real challenge of physical…

Corporate
• 8 min read
featured , physical ai , HGR , AI , Honda

Corporate News

The New ASK Portal Brings a Smarter, Faster, and More Intuitive Experience

Finding the right support content should be simple, fast, and intuitive. The new…

Corporate
• 2 min read
featured , customer support , New ASK Portal , ASK Gen AI
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Corporate News

The Birth of the Integrated Circuit

On September 12, 1958, in a modest lab in Dallas, Texas, the seeds of a digital revolution…

• 3 min read
IC , chip , chip design automation , IC design

System, PCB, & Package Design 

Alphawave Designs High-Quality, Complex Chips Quickly with Clarity 3D Solver

Alphawave Semi is a global leader in high-speed connectivity and compute silicon…

• 1 min read
Signal Integrity , SerDes , PCB design , Clarity 3D Solver

Analog/Custom Design

Virtuoso Studio: Schematic Syntax for Hierarchical Nodes and Buses in DeepProbe

In the ever-evolving world of analog design, efficiency and clarity are key. With…

• 3 min read
Virtuoso Schematic Editor , Virtuoso Studio , Virtuoso , Schematic Editor , Custom IC

Physical Systems Simulation (CAE)

Designing Passengers’ In-Flight Experience

This page was originally published as a part of Hexagon's Design and Engineering…

• 2 min read
CFD , physical systems simulation , computer-aided engineering , simulation software , CAE Software

Corporate News

VoxelSensors: Enhancing AI Agents Through Unique Perception Systems with Cadence

AI agents are rapidly heading towards offering us personal assistance in our daily…

• 2 min read
designed with cadence

Physical Systems Simulation (CAE)

Real-Time Design and Feedback of 3D-Printed Orthopaedic Insoles

This page was originally published as a part of Hexagon's Design and Engineering…

• 2 min read
physical systems simulation , computer-aided engineering , digital twin , simulation software , CAE Software

SoC and IP

Design for Reliability: Midas Safety Platform

In today’s safety-critical applications—automotive, aerospace, industrial automation…

• 3 min read
Automotive , semiconductor IP , Internet of Things

Digital Design

Transforming Equivalence Checking with Conformal AI Studio

From Manual Debugging to AI-Powered Verification Imagine you're a verification engineer…

• 1 min read
conformal , Digital Implementation

Digital Design

From Concept to Cool: Optimizing Low-Power Design with Genus Synthesis Solution

Join Cadence Training and Education Application Engineer Architect, Neha Joshi ,…

• 2 min read
webinar , Genus Synthesis Solution , online training

Analog/Custom Design

The Cadence SKILL Language: Where Coding Blends with Chip Design

Imagine you're working on a critical design project, and you need a coffee break…

• 8 min read
Cadence blogs , Virtuoso Studio , SKILL for the Skilled , training , digital badges , Layout , Virtuoso , Lisp , Custom IC Design , SKILL++ , Virtuoso Layout Suite , SKILL

Digital Design

Training Insight - Gateway to Smarter Diagnostics with Modus DFT Software

In the rapidly evolving landscape of digital semiconductor design and testing, the…

• 2 min read
DFT , Modus DFT , Test , Modus ATPG

RF Engineering

Efficiently Defining the Fundamental, 2nd and 3rd Harmonics Load Impedances

Defining the 2nd and 3rd harmonics load impedances of an RF/microwave transistor…

• 2 min read
RF Simulation , AWR Design Environment , RF design , harmonic balance , microwave office

The India Circuit

Story of Leela Raghavan - Cadence Scholarship Program

Leela’s story unfolded in a corner of Bangalore—one of quiet strength, profound loss…

• 2 min read
CadenceCares , CadenceScholarshipProgram , cadence , Cadence India

Verification

High-Bandwidth Memory Evolution from First-Generation HBM to the Latest HBM4

HBM4 is the latest generation of the High Bandwidth Memory (HBM) that has become…

• 3 min read
Verification IP , VIP , JEDEC , HBM , hbm4 , DRAM , High Bandwidth Memory , memory models , HBM3 Vs HBM4 , verification

Digital Design

Race to First-Pass RTL: Improve PPA Targets Using Stratus HLS

Traditional RTL design methodologies often fall short in the race to deliver faster…

• 5 min read
High-Level Synthesis , online courses , Cadence training , Stratus , SystemC , online training , HLS , cadence learning and support

Computational Fluid Dynamics

Sailing Through the Waves of Competitive Racing with Fine Marine

Fine Marine's CFD tools enhance performance and efficiency in marine racing design…

• 5 min read
FINE Marine , Computational Fluid Dynamics , vendee globe , Mesh Generation , Americas Cup

SoC and IP

Rethinking AI Infrastructure: The Rise of PCIe Switches

Boring? Think Again. PCIe Switches Are the Hidden Power Behind AI When thinking of…

• 5 min read
controller IP , CXL , PCIe controller , Design IP , PCIe Gen4 , pcie4 , PCIe 7.0 , IP design , PCIe , future of IP , PCIe PHY , PCIe 6.0 , PCI Express

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Verification

Verification of PCIe's TDISP for Device Interface Security

The TEE Device Interface Security Protocol (TDISP) is a critical component in ensuring…

• 5 min read
Verification IP , Functional Verification , CXL3.0 , PCIe , TDISP , IDE , verification
CDNS - Fix Layout Hompage