Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
• 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Analog/Custom Design

Spectre Tech Tips: Introducing Spectre XDP-HB (Distributed HB)

Spectre XDP-HB was released in the SPECTRE 20.1 base release as part of the new Spectre…

• 2 min read
Spectre RF , Spectre XDP-HB , Spectre X-RF , Spectre X distributed simulation

System, PCB, & Package Design 

(P)SpiceItUp: Simulation Profiles in Five Steps

After completing a circuit, it’s time to run simulations. The first step is to define…

• 4 min read
17.4 , OrCAD Capture , PSpiceA/D , Capture CIS , 17.4-2019 , OrCAD

Analog/Custom Design

Virtuosity: Design, Plan, and Analysis - The 3 Sides Of A Coin, Episode 2

Design, Plan, and Analysis - read why it is important to keep these 3 sides of a…

• 4 min read
Congestion Analysis , Cadence blogs , Virtuoso Layout EXL , Floorplanning , Virtuosity , ICADVM20.1 , dpa , Pin Optimization , pin planning , Custom IC Design , Virtuoso Layout Suite , Design Planning and Analysis

Breakfast Bytes

Liberate Trio on AWS/Graviton2 Instances

This is a sort of continuation of yesterday's post JAWS: JasperGold in the AWS Cloud…

• 3 min read
liberate trio , aws , ARM

カスタムIC／ミックスシグナル

Virtuoso Video Diary: Performance Diagnostic ツール – VirtuosoのMRIスキャナ

この間、私の母は膝の耐え難い痛みに苦しみ、私たちは医者を訪ねることを余儀なくされました。その痛みは外傷によるものではないため、原因を特定できませんでした。それでも…

• less than a min read
performance diagnosis , Virtuoso , performance diagnostic , ICADVM20.1 , japanese blog , Custom IC Design , Custom IC , Virtuoso scanner

Life at Cadence

My Life at Cadence: Aspa Karanasiou

At Cadence, we pride ourselves on creating and sustaining a company culture, that…

• less than a min read
Culture , GPTW , my life at cadence , women , LifeAtCadence , great place to work , cadence emea

Breakfast Bytes

JAWS: JasperGold in the AWS Cloud

At the CadenceCONNECT Jasper User Group meeting in December, one of the presentations…

• 2 min read
liberate trio , formal , Jasper , aws , ARM , JasperGold

RF /マイクロ波設計

μWaveRiders:AWR VSSソフトウェアを使用したミックスドシグナルRFシステムの解析

チームRFの "μWaveRiders" ブログシリーズは、Cadence AWR RF製品のショーケースとしてデビューします。月ごとの話題はCadence AWR…

• less than a min read
RF Simulation , AWR Design Environment , AWR Visual System Simulator , Analysis , RF communications , RF design , Radar systems , AWR VSS , japanese blog

Analog/Custom Design

Virtuoso Meets Maxwell: Virtuoso RF Solution—The Flow Revolution Enters the Next…

In many ways 2020 was an exceptional year with extraordinary challenges for all of…

• 6 min read
5G , IMS , integrand , SiP , pegusas , Virtuoso Overture , VRF , Celcius , awr , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF , Allegro Package Designer Plus , EMX , AWR AXIEM , RF design , SiP Layout Option , ICADVM20.1 , Sigrity , Quantus , Clarity 3D Solver , Custom IC Design , Allegro , VMM

定制IC芯片设计

Virtuoso Meets Maxwell: EM 全视图提取功能

摘要： 本博客介绍了Virtuoso RF 解决方案的 全视图（full cellview）提取功能，允许用户提取一个完整布局视图的3D S参数模型用。欲知更多…

• 1 min read
EM Analysis , Chinese blog , AXIEM , awr , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Electromagnetic analysis , 3D Planar , ICADVM20.1 , Custom IC Design , Virtuoso Layout Suite

Breakfast Bytes

The OpenAccess Story

When I worked for Cadence back in the early oughts, we developed a layout database…

• 5 min read
OpenAccess

RF Engineering

μWaveRiders: Simulating Mixed-Signal RF Systems with AWR VSS Software

This blog highlights the types of RF systems that AWR Visual System Simulator (VSS…

• 4 min read
RF Simulation , AWR Design Environment , AWR Visual System Simulator , Analysis , RF communications , RF design , Radar systems , AWR VSS

Life at Cadence

Black History Month 2021: Become the Change Agents Our World Needs

While February is Black History Month, we should also take the other 11 months to…

• 6 min read
Black History Month , inclusion , LifeAtCadence , diversity

The India Circuit

Mohammad Mujamil: A Story of Hard Work and Fortitude

Subsequent to my previous blog about the Cadence Scholarship Program, I bring to…

• 3 min read
CadenceCares , CadenceScholarshipProgram , cadence

Breakfast Bytes

The Death of Distance

You may have seen the news that if you read an interesting article in the Australian…

• 8 min read
news , distance , australia

RF /マイクロ波設計

新しいミリ波MIMOレーダーシステムの設計

レーダーは、反射した電波を使用して、物体の距離、角度、または速度を決定します。かつては航空宇宙および防衛産業の独占的な領域であったこれらの検出システムは、現在、消費者産業…

• 1 min read
AWR Design Environment , AWR AXIEM , RF design , AWR Microwave Office , Radar systems , japanese blog , MIMO , Visual System Simulator(VSS)

RF Engineering

Design of a Novel mmWave MIMO Radar System

Radar uses reflected radio waves to determine the range, angle, or velocity of objects…

• 13 min read
AWR Design Environment , AWR AXIEM , RF design , AWR Microwave Office , Radar systems , mmWave MIMO radar , Visual System Simulator (VSS) , MIMO

Breakfast Bytes

Arm/Cadence on Implementing Advanced Microprocessors in Advanced Processes

Late in January, Cadence and Arm ran a joint webinar on implementing advanced microprocessors…

• 2 min read
graviton , neoverse , digital full flow , ARM

Verification

Taking LPDDR5 to the Next Level

To cater to ever-increasing bandwidth demands from low-power DRAMs especially for…

• 2 min read
Verification IP , Memory , VIP , JEDEC , lpddr5 , lpddr5x
CDNS - Fix Layout Hompage