Explore the Cadence Community Forums to find and exchange in-depth technical information.

Featured

Corporate News

DAC 2026 Wrap-Up: AI-Powered Engineering Moves from Vision to Workflow Reality

Every year, Design Automation Conference (DAC) brings big announcements, packed demos…

Veena Parthan
• 5 min read
Jasper Formal Verification Platform , featured , agentic ai , DAC 2026 , AI for design

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
• 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
• 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
• 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Analog/Custom Design

Virtuoso Video Diary: What's this Net Connected to?

Meet the Virtuoso Schematic Editor L Probes assistant, a dockable assistant where…

• 1 min read
Virtuoso Schematic Editor , Virtuoso , Schematic Editor , Virtuoso Video Diary , Circuit Design , Probes assistant , Custom IC Design , Schematic

Breakfast Bytes

Why Millennial Engineers Should Work for Cadence

Many years ago, when Nokia was at the top of its game—one in every three phones shipped…

• 5 min read
andy kessler , EDA

Academic Network

Academic Track at CDNLive EMEA 2018

From 7-9.05 the CDNLive circus made it stop in Munich / Germany for full three days…

• 6 min read
hololens , MEMS Design Contest , Reutlingen University , CDNLive EMEA , Risc V , Academic Network , UC Berkeley

Verification

Is it Time to Verify Your Chips in the Cloud? Part 1 of 3

Welcome to the first installment of a three-part blog series examining the issues…

• 2 min read
cloud-based verification , Functional Verification , cadence cloud , cloud computing

Breakfast Bytes

The Design Infrastructure Alley

One of the new things at DAC this year is the Design Infrastructure Alley. The Alley…

• 4 min read
dac55 , DAC , infrastructure alley

Breakfast Bytes

Pie and Chips at DAC: ChipEstimate.com and the First Annual Pi Contest

In Scotland, there is a traditional dish of pie and chips. But the pie is not a sweet…

• 3 min read
DAC , ChipEstimate.com , Perspec , pss

System, PCB, & Package Design 

What Is COM /JCOM Channel Compliance All About?

In today’s world of double-digit gigabit-per-second data rates it is imperative that…

• 3 min read
SI , JCOM , Channel Operating Margin (COM) , COM/JCOM , JCOM channel compliance , COM , Channel Operating Margin , Signal Integrity , SystemSI

Breakfast Bytes

"I Couldn't Imagine Being Too Poor for Servants, or Rich Enough for a Car"

Agatha Christie, looking back on her early life, remarked that she: I couldn’t imagine…

• 5 min read
exponential , moore's law , baumol's cost disease

Whiteboard Wednesdays

Whiteboard Wednesdays - What Really Matters When Selecting IP

In this week’s Whiteboard Wednesday, Tom Hackett says that PPA is only the tip of…

• less than a min read
Whiteboard Wednesdays , IP , SoC Integration

Digital Design

High-Level Synthesis: The Secret Is Out

Gone is the day when companies (our customers) kept their use of high-level synthesis…

• 2 min read
High-Level Synthesis , CDNLive , Stratus , HLS

Breakfast Bytes

Imec on EUV. Are We There Yet?

I already gave an introduction to my first visit to imec in my life in my post If…

• 7 min read
imec , stochastics , EUV

Breakfast Bytes

What's For Breakfast? Video Preview June 18th to 22nd 2018

https://youtu.be/puYFl7m50tM Coming from Dilijian Armenia (camera Gary Bengier…

• less than a min read
rsa conference , rsa , Dolby , millennial , virtual cad , Tensilica , ludwigsburg , dap light

Verification

DMS 2.0 - What's Cool and What's New

Are you aware of all the cool new features in Digital Mixed Signal 2.0 (DMS 2.0)…

• 1 min read
digital mixed signal , Functional Verification , DMS 2.0 , xcelium simulator

Breakfast Bytes

FD-SOI vs FinFET: Dan Hutcheson Re-Runs His Survey

Recently, the SOI Consortium held its annual Silicon Valley Symposium. I was only…

• 3 min read
FinFET , FD-SOI

Analog/Custom Design

Virtuosity: Let's Have Fun with ADE Debugging – Part 1

Over the years, we have seen our customers’ usage of ICRPs increase dramatically…

• 9 min read
performance , ADE Explorer , ADE L , Virtuoso , ADE-XL , Virtuosity , Simulators , Custom IC Design , ICRP , ADE Assembler

Breakfast Bytes

Why Did EDA Have a Hardware Business Model?

Business models are really important. Just ask any internet startup company that…

• 7 min read
term license , hardware , EDA , cadence cloud

Analog/Custom Design

Virtuoso IC6.1.7 ISR20 and ICADV12.3 ISR20 Now Available

The IC6.1.7 ISR20 and ICADV12.3 ISR20 production releases are now available for download…

• 3 min read
IC , ISR20 , ICADV12.3 , ADE , Layout , Virtuoso , Virtuosity , IC6.1.7 , Custom IC Design , Custom IC

Verification

Speedup SystemVerilog UVM Debug Regression Time with Dynamic Test Load

Microsemi has been evaluating a unique feature in Xcelium System Verilog UVM Dynamic…

• 2 min read
SystemVerilog , uvm , Dynamic Test Load , Functional Verification , xcelium

Breakfast Bytes

Imec Roadmap

I recently visited imec. For an overview of my day, see my earlier post If It's Tuesday…

• 7 min read
nanosheet , stco , 3nm , imec , gaa , FinFET , DTCO
CDNS - Fix Layout Hompage