Community

Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

Breakfast Bytes: Getting to Hyperscale Data Centers: Mainframes to Minicomputers

Paul McLellan

Over the years, the way computing has been delivered has gone through a number of cycles. Like most things in life, this is mostly driven by underlying economics that changes over time: what is the best way to deliver everyone the computer resources...
- 2 Apr 2020
System, PCB, & Package Design : BoardSurfers: Allegro In-Design IR Drop Analysis: Essential for Optimal Power Delivery Design

Shirin Farrahi

All PCB designers know the importance of proper power delivery for successful board design. Integrated circuits need the power to turn on, and ICs with marginal power delivery will not operate reliably. Since power planes can...
- 1 Apr 2020
Breakfast Bytes: The Integrand Story

Paul McLellan

Recently, Cadence acquired Integrand Software. I wrote a post about it, Designing Radios: Integrand, a few days later. As I said there: I was actually on the list of "need-to-know" employees on the acquisition, and so I went to the Integr...
- 1 Apr 2020
定制IC芯片设计 : Virtuosity：2019年Virtuoso Place and Route的博客之旅

Parula

为了支持Virtuoso 布局和布线的各种新功能和增强功能，我们的技术专家和作家合作在 2019 年发布了一些内容丰富的博客。此博客是对Virtuoso Placement and Routing博客之旅的一个简要介绍，并为您提供了一个方便的摘要。使您在闲暇时轻松阅读这些博客
- 31 Mar 2020
Life at Cadence: Cadence Celebrates Women's History Month!

Mary Kasik

Women’s History Month recognizes the contributions of women to our history and society. It is a time to reflect on women’s achievements and encourage the continued advancement of gender equality. At Cadence, we want to recognize the women...
- 31 Mar 2020
System, PCB, & Package Design : IC Packagers: Don’t Get Stranded on Islands, Delete Them!

Tyler

No, this isn’t a Hollywood movie. We’re talking about pieces of plane shapes with no connections to them, not an idyllic private oasis in the Caribbean (sorry). Removing shape islands is something you’ve always been able to do in th...
- 31 Mar 2020
Digital Design: Are You Stuck While Synthesizing Your Design Due to Low-Power Issues? We Have the Solution!

Neha Joshi

Optimizing power can be a very convoluted and crucial process. To make design chips meet throughput goals along with optimal power consumption, you need to plan right from the beginning!
- 31 Mar 2020
Breakfast Bytes: Linley Spring Processor Conference—In Your Own Living Room

Paul McLellan

The annual Linley Spring Processor Conference is coming up next week. It was planned to be in the Santa Clara Hyatt as always, spread over two full days. Well, that's obviously not happening. Instead, the event is going virtual and is spread over fo...
- 31 Mar 2020
Breakfast Bytes: RSA: Emerging Threats, Ransomware, and IoT

Paul McLellan

I attended the recent RSA Conference in San Francisco. I wrote a post about some of the opening sessions, and the closing session, in RSA 2020: From Sulu to Penn & Teller. The Monday of the conference had some special sessions. The one I attended...
- 30 Mar 2020
System, PCB, & Package Design : BoardSurfers: Footprints for Silicon - Two Steps to Creating PCB Footprints

mrigashira

Longfellow's metaphorical footprints on the sands of time is more profound and eternal no doubt but a footprint for silicon (a form of sand isn't it?) is as important for PCB designers. So, here we will list the steps to create a fo...
- 27 Mar 2020
Breakfast Bytes: The Mythical Man-Month

Paul McLellan

This is a continuation of yesterday's post Fred Brooks "It Is a Humbling Experience to Make a Multi-Million Dollar Mistake" about Fred Brooks' experience developing the IBM System 360. Today I'll talk about the book he wro...
- 27 Mar 2020
Analog/Custom Design: Virtuosity: Are Your Layout Design Mansions Correct-by-Construction?

KomalJohar

Do you want to create designs that are correct by construction? Read along this blog to understand how you can achieve this by using Width Spacing Patterns (WSPs) in your designs. WSPs, are track lines that provide guidance for quickly creating wires. Defining WSPs that capture the width-dependent spacing rules, and snapping the pathSegs of a wire to them, ensures that the wires meet width-dependent spacing rules.
- 26 Mar 2020
Breakfast Bytes: Fred Brooks: "It Is a Humbling Experience to Make a Multi-Million Dollar Mistake"

Paul McLellan

Cadence's Intelligent System Design strategy is about designing the systems of today and tomorrow. But it is instructive to learn lessons from people who built the systems of yesterday. One of the most remarkable systems ever built was IBM's System/...
- 26 Mar 2020
Breakfast Bytes: RSA 2020: The Cryptographers' Panel

Paul McLellan

One of the big draws on the first day of the RSA Conference is always "The Cryptographers' Panel". The people on the panel vary. This year the panelists were: Whitfield Diffie of Cryptomathic, one of the inventors (with Martin Helman)...
- 25 Mar 2020
Analog/Custom Design: Virtuoso IC6.1.8 ISR10 and ICADVM18.1 ISR10 Now Available

Virtuoso Release Team

The IC6.1.8 ISR10 and ICADVM18.1 ISR10 production releases are now available for download.
- 25 Mar 2020
Academic Network: How to Get Remote Access to Cadence Academic Tools and Licenses

Anton Klotz

With the ever-evolving workplace and classroom, we know that the way we work and learn may be changing. To keep up with that change, we wanted to share some of the possibilities of accessing Cadence tools remotely. Before using any of the scenarios b...
- 24 Mar 2020
System, PCB, & Package Design : IC Packagers: Identify Your Components

Tyler

We’ve all seen bar codes and the more modern QR codes. They’re everywhere you go – items at the grocery store, advertisements and posters, even on websites. Did you know that, with the productivity toolbox in Allegro Package Designe...
- 24 Mar 2020
Breakfast Bytes: 2020 Is the Year of DDR5

Paul McLellan

I talked recently to Marc Greenberg, one of Cadence's experts on the memory market. Despite the fact that the JEDEC DDR5 standard is still under development, Marc says that: 2020 will be the year of DDR5. He is excited about it since a new DRA...
- 24 Mar 2020
Digital Design: Library Characterization Tidbits: Validating Libraries Effectively

Jommy

In this blog, I will brief you about two very useful Rapid Adoption Kits (RAKs) for Liberate LV Library Validation.
- 23 Mar 2020
Analog/Custom Design: Virtuoso Meets Maxwell: Help with Electromagnetic Analysis - Part V

Kabir

Here is another blog in the multi-part series that aims at providing in-depth details of electromagnetic analysis in the Virtuoso RF solution. Read to learn about the nuances of port setup for electromagnetic analysis.
- 23 Mar 2020
Breakfast Bytes: Turing Award: Ed Catmull and Pat Hanrahan

Paul McLellan

Last week, the ACM announced this year's Turing Award would go to Pat Hanrahan and Ed Catmull for their work on computer graphics. The Turing Award is often colloquially regarded as the "Nobel Prize in Computer Science." It also c...
- 23 Mar 2020
Breakfast Bytes: Sunday Brunch Video for 22nd March 2020

Paul McLellan

https://youtu.be/b7ixzahr85s Made on my balcony (camera Carey Guo) Monday: Another Year of CadenceLIVE—with Updated Schedule Tuesday: Digital Full Flow for 5/7nm Wednesday: How Intel Manufactures Chips Thursday: RSA 2020: From Sulu to Penn &amp...
- 22 Mar 2020
Breakfast Bytes: Netflix and C...adence

Paul McLellan

Earlier in the week, I wrote about a couple of videos from Intel, about semiconductor manufacturing and the Intel Museum. But with the ongoing rebranding at Cadence, we have a few videos of our own. So when you're bored with your selection on Ne...
- 20 Mar 2020
Breakfast Bytes: RSA 2020: From Sulu to Penn & Teller

Paul McLellan

I attended the RSA Conference in San Francisco recently. I guess that is going to turn out to be the last conference that I attend for some time. All the other events in my plans have either been postponed or canceled. RSA is the name of a security ...
- 19 Mar 2020
System, PCB, & Package Design : IC Packagers: Design Element Label Management

Tyler

A few weeks ago, we talked about template text labels for design-specific information. There, we were focused on labels that are specific to the design as a whole: revision information, dates, authors, etc. Today, we’re looking at a diff...
- 18 Mar 2020

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.