Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Next Steps for the Cadence and SkyWater MPW Service

At Cadence, we are dedicated to nurturing future innovators. Our commitment to education…

Corporate
• 6 min read
news story , featured , Cadence Academic Network , SKY130

Corporate News

New Ultra-Fast Debug Solution for Palladium Emulation with Verisium Debug

Verification engineers continually report that up to 70% of the total engineering…

Corporate
• 2 min read
news story , featured , verisium , AI

Corporate News

Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum

The semiconductor industry thrives on collaboration, and few pairings exemplify this…

Corporate
• 2 min read
featured , cadence , OIP Partner of the Year , AI-Driven Design , TSMC

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか？」をテーマに、本田技術研究所社 先進技術研究所（HGRX）との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
• less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Retimers, Gearboxes, and the Drive to PAM4

If you listen to presentations about high-speed networking for datacenters, you will…

• 5 min read
Optical , gearbox , pam4 , fiber optic , Fiber , retimer , Ethernet , Breakfast Bytes

Breakfast Bytes

The Gargini Roadmap for Semiconductors

Paolo Gargini gave the opening keynote at GOMAC recently. It was titled The Secret…

• 10 min read
irds , Intel , paolo gargini , ITRS , gnomic , moore's law , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays - USB Type-C and the 5 Barriers to New Standards

In this week's Whiteboard Wednesdays video, Tom Hackett explains why the USB Type…

• less than a min read
USB Type-C , Standards , USB

Digital Design

Let Your DRC Fly! Cadence Announces Breakthrough in SoC Physical Verification

This morning we announced our next-generation Pegasus Verification System, the biggest…

• 2 min read
Physical verification , CDNLive , pegasus , DRC , design rule check , silicon signoff

Breakfast Bytes

What's For Breakfast? Video Preview April 17th to 21st 2017

https://youtu.be/3sofRincYsg Coming from CDNLive Silicon Valley (camera Sean…

• less than a min read
ser , linley group , ccix , SDE , single event error , cache coherency , open source , see , system design enablement , ISO 26262 , ADAS , autonomous vehicles

Breakfast Bytes

Pegasus Flies to the Clouds

There is a famous line in Lewis Carrol's Through the Looking Glass that could have…

• 5 min read
pvs2 , Physical verification , pegasus , Dracula , DRC , design rule check , PVS , Assura , Breakfast Bytes

Breakfast Bytes

Six Reasons to Go to DAC—Plus One Very Big One

There are thousands of good reasons to go to DAC this year. I'll give you seven in…

• 5 min read
dac54 , Costello , Joe Costello , dac43 , keynote , Design Automation Conference , Breakfast Bytes

Breakfast Bytes

What Keeps MGM's Head of Security Up at Night? Lightbulbs!

The trusted supplier day at GOMAC opened with a slightly off-topic, but fascinating…

• 8 min read
security , mgm , target , mgm resorts international , gomac , Breakfast Bytes

Breakfast Bytes

What's For Breakfast? Video Preview April 10th to 14th 2017

https://youtu.be/nvwMIujDzco Coming from Monterey CA (camera me) Monday…

• less than a min read
irds , PCB , security , Intel , DAC , paolo gargini , dac54 , ITRS , CDNLive , linley group , Linley , cloud , fingerprint , OrCAD , retimers , gomac , datacenter , networking

Breakfast Bytes

See Further by Standing on the Shoulders of...OpenVX

For power and performance reasons, video and vision processing are attractive to…

• 5 min read
khronos , Vision P6 , Tensilica , openvx , Breakfast Bytes

Digital Design

“Great” Hardware Design in a Wireless World

As part three of the “ Making Hardware Design Great Again” series , let’s see how…

• 4 min read
High-Level Synthesis , digital implementation , Digital Implementation , HLS

System, PCB, & Package Design 

PSpice – A SPICE Tool Way Beyond Functional Simulation Being Showcased at CDNLive…

Every year Cadence Design Systems an industry leader in the Electronic Design Automation…

• less than a min read
Cadence Design Systems , AMS simulator , PSPICE , Grzenia , Allegro

SoC and IP

USB Type-C: Let’s Get Real

Have you tried a product incorporating the new USB Type-C port? Do you wonder how…

• 1 min read
Design IP , USB Type-C , USB-IF , USB , Type-C , Design IP and Verification IP , USB 3.1

Breakfast Bytes

GOMAC: A Conference that Starts with the National Anthem

GOMACTech is the GOvernment Microcircuit Applications and Critical Technology conference…

• 9 min read
gomac tech , spectrum , gomac , electromagnetic spectrum , gomactech , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays - A Real-Life Encounter with 3 Benefits of USB Type-C

In this week's Whiteboard Wednesdays video, Tom Hackett describes his experience…

• less than a min read
Whiteboard Wednesdays , USB Type-C , USB

Breakfast Bytes

Autonomous Cars—Are We There Yet?

This is the second of two posts on the CASPA Symposium on Autonomous Driving. The…

• 7 min read
lidar , chinese semiconductor professionals association , caspa , ADAS , autonomous vehicles , Breakfast Bytes

Academic Network

From China through Cadence to IMEC

Zhan Gao studied microelectronics in the Xidian University in China and after getting…

• 1 min read
Cadence interns , Interns , Cadence Academic Network , imec , ATPG

Breakfast Bytes

CASPA's Autonomous Driving Symposium

Recently, CASPA, the Chinese-American Semiconductor Professionals Association, held…

• 6 min read
lidar , chinese semiconductor professionals association , caspa , ADAS , autonomous vehicles , Breakfast Bytes

Digital Design

Have DRC Tools Run Out of Steam? – Part 2

We are continuing the physical verification blog posts with more questions we hear…

• 3 min read
massively scalable , DRC , multithread , distributed processing
CDNS - Fix Layout Hompage