Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

The Latest MLPerf Results for Inference

Just before the recent Linley Spring Processor Conference 2021, MLPerf released its…

• 3 min read
NVIDIA , mlperf

PCB設計／ICパッケージ設計

ASCENT: Ready-GOで設計スタート！ ライブラリの用意がなくても大丈夫

Allegro® System Captureの概要 はお伝えしたので、今回は設計プロセスの一番最初の部分からお話を始めましょう。 さて、部品はどこにありますか…

• less than a min read
17.4 , 17.4-2019 , Allegro System Capture , japanese blog

カスタムIC／ミックスシグナル

Spectre Tech Tips: 電熱シミュレーションの紹介

集積回路の熱性能を理解することは、回路の誤動作の原因となる過熱を回避するために不可欠でした。集積度が高まるにつれ、オンチップの温度を制限するために、集積回路の消費電力がますます重要になっています…

• less than a min read
Electrothermal simulation , Spectre , japanese blog , Custom IC Design , Legato Reliability

RF Engineering

μWaveRiders: Scripting in the Cadence AWR Design Environment

What are the advantages of using Python over VBA for scripting in the Cadence AWR…

• 3 min read
AWR Design Environment , Python , API , VBA , AWR Microwave Office , scripting , IDE

RF /マイクロ波設計

μWaveRiders:Cadence AWR Design Environmentでのスクリプティング

Team RF "μWaveRiders" ブログシリーズはCadence AWR RF製品のためのショーケースです。月ごとの話題はCadence AWR Design…

• less than a min read
AWR Design Environment , Python , API , VBA , AWR Microwave Office , japanese blog , scripting , IDE

Breakfast Bytes

ESD Alliance CEO Outlook

Next Tuesday afternoon, May 18, at 2:00pm PDT is the annual CEO Outlook meeting.…

• 1 min read
semi , ceo outlook , esd alliance

Analog/Custom Design

Virtuoso ICADVM20.1 ISR18 and IC6.1.8 ISR18 Now Available

The ICADVM20.1 ISR18 and IC6.1.8 ISR18 production releases are now available for…

• 5 min read
Cadence blogs , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , ICADVM20.1 , Clarity 3D Solver , Custom IC , ADE Verifier , Analog IC Design , ADE Assembler

Verification

Introduction to Macros – Answers to Your Questions

Thanks to all the people who attended the webinar Extend the Language! An Introduction…

• 5 min read
Specman , Functional Verification , e , webinar , training bytes , macro debugging , e language , macros

System, PCB, & Package Design 

BoardSurfers: Training Insights: Creating Footprints in Allegro PCB Editor

A footprint is a graphical representation composed of pads used for connecting electronic…

• 5 min read
Footprint , BoardSurfers , symbol editor , PCB Editor , library

Digital Design

Do You Know DFT Violations Can Be Debugged Using Genus GUI? Excited to Explore?

Design for Test (DFT) techniques provide measures to comprehensively test the manufactured…

• less than a min read
scan , DFT , Genus , gui , debug , Digital Implementation , Violations , Synthesis

Breakfast Bytes

Linley: Driving AI from the Cloud to the Edge

In the machine learning space, two significant things happened recently. The first…

• 7 min read
linley processor conference , Linley

Academic Network

Girls' Day, EDA and Minecraft

Cadence is always continuing to build our diverse and inclusive culture, especially…

• 4 min read
Minecraft , Girls Day , Academic Network , online training , Women in Technology

Breakfast Bytes

Please Excuse the Mesh: CFD and Pointwise

You probably know that Cadence acquired fluid dynamics meshing company Pointwise…

• 6 min read
CFD , Pointwise , mesh , Computational Fluid Dynamics

Breakfast Bytes

Intel eASIC: Linley and DARPA

At the recent Linley Processor Conference 2021I, Intel's Massimo Verita talked about…

• 6 min read
Intel , n5x , easic , structured asic , FPGA , darpa

定制IC芯片设计

Virtuoso Meets Maxwell：Virtuoso RF解决方案新功能之Dynamic Voiding

虽然SiP Layout Option是封装设计最完整的解决方案之一，但是Virtuoso RF解决方案给designer提供了在Virtuoso平台实现封装版图设计的选择…

• 1 min read
Chinese blog , ICADVM18.1 , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Dynamic Shapes , Dynamic Voiding , Chinese blogs

PCB、IC封装：设计与仿真分析

Sigrity X 2021 盛装登场！

本文翻译自Cadence “Breakfast Bytes Blogs”专栏作者Paul McLellan文章“ Announcing Sigrity X ”。…

• less than a min read
Chinese blog , ddr5 , Sigrity X , pam4 , PCB设计 , 中文 , 系统分析 , Sigrity , 信号完整性 , Allegro , 产品升级

PCB、IC封装：设计与仿真分析

PCIe 发展史：PCIe 6.0 时代即将来临

本文翻译自Cadence “Breakfast Bytes Blogs”专栏作者Paul McLellan文章“ The History of PCIe: Getting…

• 1 min read
SI , Chinese blog , 仿真分析 , pam4 , PCIe , 中文 , 112g , SerDes , Sigrity , 信号完整性

PCB、IC封装：设计与仿真分析

用自动化工作流程快速精准地实现刚柔结合电路板的EM分析

本文章来源于actMWJC ，作者Cadence。 现代电子设备对数据传输速度和更小体积的需求与日俱增，不断推动柔性电路板的发展。刚柔结合印刷电路板（PCB）由刚性母板和柔性电路组成…

• less than a min read
SI , Chinese blog , FEM , EM分析 , 刚柔设计 , 中文 , Clarity 3D Solver , 信号完整性

PCB、IC封装：设计与仿真分析

如何在高速存储器接口中实现信号完整性和电源完整性分析？

在及时满足要求方面，负责成功实现 DDR4 和 DDR5 等存储器接口的信号完整性 (SI) 工程师面临着重大挑战。传统的设计工作流程通常假定电源分配网络 (PDN…

• 1 min read
SI , Chinese blog , ddr5 , Sigrity SPEED2000 , FDTD , 高速设计 , 同步开关噪声 , DDR , Sigrity , 兼顾电源影响的SI , Clarity 3D Solver , 信号完整性 , S参数 , SSN分析 , 高速存储器接口
CDNS - Fix Layout Hompage