Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
• 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

Spanning the Globe to Bring You the Constant Variety of Verification

Any sports fan living in the US during the 70's and 80's will remember the dramatic…

• 3 min read
events , Specman , Object Oriented Programming , CDNLive , Functional Verification , OVM , OVM e , EDA , Incisive , team specman , OOP , Twitter , ClubT , AOP , Trailblazer

Verification

UPDATE: EU ClubT's Start This Week!

Just a quick reminder that the ClubT series starts this week! Here are the specific…

• 2 min read
IEEE 1647 , events , IntelliGen , Low Power , Specman , HW/SW , TLM , OVM ML , metric driven verification (MDV) , Functional Verification , OVM , VIP , OVM e , Mixed Signal Verification , Incisive , e , Enterprise Manager , ISX (Incisive Software Extensions) , ClubT , SystemC , MDV , ESL , IES-XL , Trailblazer

Digital Design

Leakage Power and National Security

I read an interesting article recently on EDN regarding a new way to determine cryptographic…

• 1 min read
Palladium DPA , leakage , Digital Implementation , power

System, PCB, & Package Design 

What's Good About PDV Symbol Property Templates? The Secret's in the SPB16.2 Release

Allegro PCB Librarian / Part Developer (PDV) Symbol Property Templates have been…

• 2 min read
SPB 16.2 , PDV Symbol , templates , property , PCB design , Allegro

Digital Design

Running Low on Power or Receiving Mixed Signals? Talk to the Expert Users

Everytime my wife and I are looking to buy a big item, we do our research by reading…

• 1 min read
Mixed-Signal , Logic Design , Digital Implementation , mixed signal , verification

Verification

Intrusive Software Debugging: Friend or Foe?

One of the great benefits of working with simulation (RTL, SystemC , or any Virtual…

• 4 min read
virtual platform , System Design and Verification , Co-verification , SystemC , TLM 2.0 Trace , debugging

Verification

Skeptical That TLM D&V Makes Designers More Productive? Come and See for Yourself…

Last week Cadence’s new CMO John Bruggeman extended a personal invitation to all…

• 1 min read
PMCS , TLM , IBM , System Design and Verification , Vittuatech , DAC&V , CoWare , C-to-Silicon , SystemC , CDNLive! , ARM , TI

System, PCB, & Package Design 

What's Good About APD's Design Integrity Check? - It's in SPB16.2!

The Cadence IC Packaging tools are complex, flexible tools that allow a designer…

• 4 min read
SPB 16.2 , Integrity Check , IC Packaging , APD , Allegro 16.2 , PCB design

Verification

The Power of Parallel Thinking: Multi-Core Cadence

A while back, as we were preparing to launch our first phase of multi-core support…

• 1 min read
Functional Verification , Formal Analysis , Testbench simulation , Multi-Core , verification

Verification

Using Vera is like Speaking Sumerian – Who’s Left to Understand?

Just like natural languages, non-standard verification languages can fade away.…

• 1 min read
SystemVerilog , Vera , Functional Verification , OVM , e , IES , RVM , VMM

Verification

Verification is a Sprint and a Marathon!

Verification engineers have updated an old adage to discribe their projects: Verification…

• 1 min read
performance , SystemVerilog , Functional Verification , OVM , Low-Power , Multi-Core , Incisive , Simulation acceleration , IES

Verification

CDNLive San Jose 2009 for the Specmaniac

Even sooner than the EU ClubTs is CDNLive San Jose 2009 , where this year the event…

• 3 min read
SystemVerilog , Low Power , Specman , HW/SW , CDNLive , OVM ML , metric driven verification (MDV) , Functional Verification , OVM , VIP , MDV techtorial , OVM e Enterprise Planner , Multi-domain verification: HW/SW co-verification , Incisive , OVM SV , e , Enterprise Manager , ISX (Incisive Software Extensions) , Plan and metrics management , multi-language , ClubT , SystemC , eRM , ESL , OVM SC , Coverage Driven Verification , IES-XL

Verification

EU Specmaniacs: ClubTs Are Coming in 2 Weeks!

EU-based Specmaniacs and "Trailblazers" rejoice: the annual ClubT series is back…

• 2 min read
IEEE 1647 , events , IntelliGen , Low Power , Specman , HW/SW , OVM ML , metric driven verification (MDV) , Functional Verification , OVM , VIP , OVM e , Mixed Signal Verification , Multi-domain verification: HW/SW co-verification , Incisive , e , ISX (Incisive Software Extensions) , ClubT , SystemC , ESL , IES-XL , Trailblazer

Verification

Must Have Advanced Verification to Achieve Software Signoff

In a recent blog on EDA Graffiti, Paul McClellan he talks about Software Signoff…

• 2 min read
EDA Graffiti , System Design and Verification , embedded isx , software signoff

Verification

Specman 9.2 Preview: A Fresh Profile on the Profiler

[Preface: all features in the 9.2 preview series are in Beta now. We invite you to…

• 2 min read
performance , Specman , Functional Verification , e , team specman , IES-XL

Verification

Twitter-like Growth For Verification's Trailblazers? (a/k/a A Trailblazer hat tip…

I'm not proud to admit that I reacted with envy to the news that Twitter just received…

• 2 min read
events , Specman , CDNLive , metric driven verification (MDV) , Functional Verification , IBM , VIP , MDV techtorial , DVClub , Enterprise Manager , Enterprise Planner , team specman , DVcon , Twitter , ARM , MDV , verification , Trailblazer

System, PCB, & Package Design 

What's Good About Allegro's Component Placement Changes? - More Features in SPB16

In the SPB16.2 release of Allegro PCB Editor , there are two (2) new very helpful…

• 3 min read
SPB 16.2 , Placement Replication , Component Alignment , Allegroro , PCB design

Verification

What's the New CMO Mean For Cadence and System Design and Verification?

If you track Cadence stock or other EDA leadership news you undoubtedly know we've…

• 1 min read
ASIC , TLM , System Design and Verification , John Bruggeman , software , embedded , FPGA

Verification

Upcoming ARM Techcon3 or is it Techcon Cubed?

The annual ARM Developers' Conference has been renamed ARM techcon3 , or maybe it…

• less than a min read
techon3 , Cypress , ARM , ESL , System Design and Verification
CDNS - Fix Layout Hompage