Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Badges—Not Just for Scouts Anymore

Were you a Boy Scout? Or a Girl Guide or Girl Scout? What badges did you earn? Not…

• 3 min read
digital badge , training , training bytes

System, PCB, & Package Design 

Simulation of LPDDR4X Interface: What Designers Need to Know and Do

System designers are familiar with standard DDR4 RAM components but with the demands…

• 2 min read
Serial link analysis , SI , LPDDR4 , DesignCon , DesignCon 2019 , Signal Integrity , Channel simulation , Sigrity , BER , SystemSI

Analog/Custom Design

Verifying Power Intent in Analog and Mixed-Signal Designs Using Formal Methods

Analog and Mixed-signal (AMS) designs are increasingly using active power management…

• 2 min read
AMS , Virtuoso Schematic Editor , Low Power , virtuoso power manager , Virtuoso-AMS , mixed signal design , mixed signal solution , Virtuoso , low-power design , mixed signal , mixed-signal verification

Analog/Custom Design

Virtuosity: A Smart Extracted View

The Cadence Quantus Smart View is the next generation of the Extracted View in the…

• 4 min read
Smart View , PAD , ICADVM18.1 , ADE Explorer , Virtuoso , Virtuosity , Quantus , IC6.1.8 , parasitics , ADE Assembler , Virtuoso Layout Suite XL

Breakfast Bytes

Who Is Green Hills?

Cadence announced during their recent quarterly earnings announcement and call that…

• 5 min read
vast systems technology , Integrity , embedded software , Green Hills , Virtutech

Digital Design

Pattern Technology Applied to Machine Learning-based Hotspot Prediction

I have been working on DFM solutions for (too) many years and the objective hasn…

• 1 min read
pattern analysis , machine learning , silicon learning , signoff , yield , design for manufacturing , DFM

Whiteboard Wednesdays

Whiteboard Wednesdays - An Introduction to IC Test and Modus

In this week's Whiteboard Wednesdays video, distinguished Engineer Rohit Kapur introduces…

• less than a min read
DFT , Whiteboard Wednesdays , modus , Test

Breakfast Bytes

Ronto and Quecto Are Not Cheeses

The International Bureau of Weights and Measures (its initials are BIPM because it…

• 5 min read
ronna , ronto , quecca , quecto , bipm

PCB、IC封装：设计与仿真分析

什么是COM/JCOM信道合规技术

在当今这个数以十计/两位数Gbps的数据时代里， 工程师的工作越来越不容易，正确地设计并表征系统以符合不断刷新的业内标准搞得大家焦头烂额，不仅要对高速串行链路及其所有损耗进行仿真…

• less than a min read
JCOM信道合规 , SI , Chinese blog , 设计合规 , JCOM , COM/JCOM , COM , 中文 , Sigrity , Channel Operating Margin(COM) , SystemSI , 信号完整性 , 通道裕量

System, PCB, & Package Design 

Take a lesson from the Amish...

“Time to design completion” is almost always the primary metric and the cause for…

• 1 min read
collaboration , SiP , packaging , Symphony , IC package design

Breakfast Bytes

Breakfast Buffet for January 2019

https://youtu.be/4N5bx3eR_9U The three highlighted posts for January were: Breakfast…

• less than a min read
predictions , deep learning , alphazero , persistent memory

Breakfast Bytes

All the Ps: the Photonics PDK Panel

At DesignCon at the end of January, there was a panel on photonics. The title was…

• 7 min read
Lumerical , silicon photonics , photonics

Breakfast Bytes

Sunday Brunch Video for 17th February 2019

https://youtu.be/ZuoAfBXsbGw Made in front of the green screen (camera Sean) Monday…

• less than a min read
MWC , mwc barcelona , DVcon , SPIE , Embedded World , embeddedworld

Breakfast Bytes

Presidents' Day Off-Topic: Why You Can't Say "Red Little Riding Hood"

Monday is Presidents' Day, and Cadence (in the US) will be off for the day. Breakfast…

• 6 min read
spelling , off topic , language

Computational Fluid Dynamics

ENTECHMACH: Multidisciplinary Design Optimization of a Multi-Stage Centrifugal C…

Authors: Vladimir Neverov, Ivan Cheglakov, Specialists on compressor machines, Aleksandr…

• 4 min read

Analog/Custom Design

Virtuosity: In-design Electromigration Analysis - An efficient way to make layouts…

Shrinking size of ICs with highly complex layouts containing billions of transistors…

• 4 min read
electromigration , ICADV12.3 , ICADVM18.1 , EM/IR , Layout Suite , IC6.1.7 , EM , electrically-aware design , IR drop , IC6.1.8

Breakfast Bytes

Embedded in Nuremberg

The last week of February is Embedded World (or, in fact, embeddedworld since they…

• 3 min read
Automotive , Nuremberg , Embedded World

Breakfast Bytes

MWC Barcelona: 5G in Catalonia

The last week of February is MWC Barcelona, formerly known as Mobile World Congress…

• 4 min read
5G , Mobile World Congress , MWC , mwc barcelona , mobile

Breakfast Bytes

DVCon Preview: The Year of PSS

The biggest conference on verification is DVCon, which takes place in the San Jose…

• 3 min read
Perspec , formal , Protium , Palladium , Emulation , DVcon , data-driven verification , xcelium , pss , JasperGold , verification
CDNS - Fix Layout Hompage