• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
Corporate 11 Dec 2025 • 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP(Verification IP:VIP)を発表しました。今回発表されたVIPは…

Cadence Japan
Cadence Japan 4 Dec 2025 • less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
Cadence Japan 1 Dec 2025 • 2 min read
featured , japanese blog

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

Corporate
Corporate 21 Nov 2025 • 1 min read
news story , Verification IP , featured
cdns - all_blogs_categories

  • All 6174
  • Corporate News 219
  • Life at Cadence 202
  • Academic Network 167
  • Analog/Custom Design 779
  • Artificial Intelligence 24
  • Cloud 21
  • Computational Fluid Dynamics 367
  • Data Center 41
  • Digital Design 437
  • Learning and Support 56
  • RF Engineering 114
  • SoC and IP 419
  • System, PCB, & Package Design  996
  • Verification 1297
  • Cadence Japan 7

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 192
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 91
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

A Raven Has Landed: RISC-V and Chisel

In Game of Thrones, ravens are George RR Martin's way of getting information around…

Paul McLellan 27 Aug 2016 • 4 min read
risc-v , riscv , chisel , raven , UC Berkeley , Breakfast Bytes

Academic Network

ISVLSI 2016: Advanced-Node Custom Layout Symposium Keynote

I had an exciting week in July here in Pittsburgh, PA with the IEEE Computer Society…

eliasfallon 26 Aug 2016 • 2 min read
ISVLSI , VLSI , Cadence Academic Network , academia , Virtuoso , advanced node layout

Breakfast Bytes

Provisioning Devices Securely

Asaf Ashkenazi of Cryptography Research (now part of Rambus) talked about provisioning…

Paul McLellan 26 Aug 2016 • 3 min read
provisioning , security , cryptography research , IoT , wearables , linley mobile , Internet of Things , Breakfast Bytes

Breakfast Bytes

Who Put the Silicon in Silicon Valley?

I think the person who has the strongest claim to putting the silicon in Silicon…

Paul McLellan 25 Aug 2016 • 5 min read
marc andreessen , William Shockley , Silicon Valley , Breakfast Bytes

Computational Fluid Dynamics

Ford: Multidisciplinary Design Optimization of a Turbocharger Compressor

Ford chooses Fidelity Optimization to increase the performance of turbocharger compressors…

AnneMarie CFD 25 Aug 2016 • 4 min read
CFD , Automotive , automotive engineering , turbomachinery , Computational Fluid Dynamics , fluid dynamics , Fidelity CFD , CFD Applications , Turbo

Breakfast Bytes

What’s for Breakfast? Preview August 29th to September 2nd (video)

https://youtu.be/X-hVSQfbtFE

Paul McLellan 24 Aug 2016 • less than a min read
self-heading , Apple , risc-v , Audi , CDNLive , autonomous driving , MIPI , isa , cdnlive boston , Soundwire , aging , FinFET , ADAS , piloted driving , Krste Asanović , instruction set architecture

Verification

Coverage Maximization

Searching for “automatic coverage maximization” results with ~16 million hits. Alas…

teamspecman 24 Aug 2016 • 4 min read
Specman , coverage , Functional Verification , Testbench simulation , Coverage-Driven Verification , CDV , e , e language , Funcional Verification , team specman , specman elite , verification

Breakfast Bytes

Wearables: Growing at 38% CAGR?

At what has now become the Linley Mobile and Wearables Conference, Linley pointed…

Paul McLellan 24 Aug 2016 • 3 min read
smartwatch , quaqlcomm , Linley , wearables , smart watch , mobile

SoC and IP

MIPI DevCon 2016 – Mobile and Beyond

MIPI DevCon 2016 – Mobile and Beyond The word “beyond” may bring up thoughts of…

Steve Brown 23 Aug 2016 • 6 min read
MIPI Alliance , ADAS

Whiteboard Wednesdays

Whiteboard Wednesdays - Radar Signal Processing Optimized for the Tensilica Fusion…

In this week's Whiteboard Wednesday video, Pushkar Patwardhan discusses the advantages…

References4U 23 Aug 2016 • less than a min read
Whiteboard Wednesdays , IP , radar signal processing , Tensilica

Breakfast Bytes

CDNLive India Keynote

The keynote at CDNLive Bengaluru was given by Michal Siwiński. Since day 1 of CDNLive…

Paul McLellan 23 Aug 2016 • 2 min read
CDNLive India , SDE , system design enablement , Breakfast Bytes

SoC and IP

Less is More With MIPI I3C

There is little doubt that Internet of Things has become the next big thing in business…

Jacek Duda 22 Aug 2016 • 1 min read
peripherals , IoT , MIPI , i2c , sensors , hdr , I3C , sensewire , hub

Breakfast Bytes

SEMICON Best of the West: Coventor

SEMICON West runs a sort of award program called Best of the West. Companies submit…

Paul McLellan 22 Aug 2016 • 3 min read
semicon west , semi , Coventor , semulator3d , best of the west

Breakfast Bytes

Perspec Modeling

The post A Perspective on Perspec earlier this week introduced the idea of Perspec…

Paul McLellan 19 Aug 2016 • 3 min read
Perspec , perspec system verifier , UML , system verilog

Analog/Custom Design

High-Sigma Showdown: Which Method is Better?

The adoption and usage of advanced node technology (16nm and below) has been extraordinary…

TeamADE 18 Aug 2016 • 3 min read
variation tsmc hsmc sss sampling high sigma

Breakfast Bytes

What's for Breakfast? August 22nd

http://youtu.be/ZkZQAW6Gl7M Monday: At SEMICON West the winner of the "Best of…

Paul McLellan 18 Aug 2016 • less than a min read
provisioning , security , Intel , CDNLive India , linley group , shockley , wearables , Qualcomm , Fairchild , a16z , cdnlive bengaluru , Coventor , mobile , Silicon Valley

Breakfast Bytes

Palladium and Protium Platforms, the Hardware Twins

The Palladium Z1 is an enterprise-level emulation system. If you don't already know…

Paul McLellan 18 Aug 2016 • 4 min read
palladium z1 , Protium , Palladium , Emulation , FPGA prototyping

Breakfast Bytes

Omnia Simulation in Tres Partes Divisa Est

"Omnia Gallia in tres partes divisa est" were the opening words to Julius Caesar…

Paul McLellan 17 Aug 2016 • 3 min read
verilog-xl , Verilog , rocketick , rocketsim , simulation

Whiteboard Wednesdays

Whiteboard Wednesdays - Tensilica Fusion G3 DSP Features and Benefits

In this week's Whiteboard Wednesdays video, Paul Garden provides more details on…

References4U 16 Aug 2016 • less than a min read
Whiteboard Wednesdays , IP , Tensilica , Tensilica Fusion G3
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information